SPZB32W1C2.4 STMicroelectronics, SPZB32W1C2.4 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
SPZB32W1C2.4
Manufacturer Part Number
SPZB32W1C2.4
Description
Zigbee / 802.15.4 Modules Zigbee PRO Module STM32W Chipset
Manufacturer
STMicroelectronics
Datasheet
1.SPZB32W1A2.4.pdf
(18 pages)
Specifications of SPZB32W1C2.4
Product Category
Zigbee / 802.15.4 Modules
Rohs
yes
SPZB32W1x2.4
5.2
Table 1.
Module
pin n°
1
2
3
4
5
6
7
8
Pin description
Pin description
nBOOTMODE
TRACEDATA3
TRACEDATA2
TRACECLK
UART_CTS
UART_RTS
SC2nSSEL
SC1nSSEL
TIM2_CH2
TIM2_CH3
TIM2_CH4
TIM2_CH1
SC1SCLK
Pin name
TIM1MSK
PTI_DATA
SC2MOSI
SC2MOSI
TIM2CLK
nRESET
PTI_EN
ADC0
ADC5
ADC4
PB5
PB3
PB4
PA5
PA4
PA3
PA0
Direction
Analog
Analog
Analog
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
0
I
I
I
I
I
I
I
I
STM32W
Doc ID 022887 Rev 1
pin
43
27
27
26
25
25
12
19
19
20
20
21
21
21
43
43
43
27
27
27
26
26
26
25
25
19
19
20
20
21
Digital I/O
ADC input 0
Timer 2 external clock input
Timer 1 external clock mask input
Digital I/O
ADC input 1
Frame signal of PTI (packet trace interface)
Embedded serial bootloader activation out of reset
Synchronous CPU trace data bit 3
Digital I/O
ADC input 0
Frame signal of PTI (packet trace interface)
Synchronous CPU trace data bit 2
Digital I/O
SPI slave select of serial controller 2
Timer 2 channel 2 output (or input - disable remap with
TIM2_OR[5])
Synchronous CPU trace clock
Active low reset (an internal pull-up of 30 kΩ typ. is
provided)
Digital I/O
UART CTS handshake of serial controller 1
SPI slave clock of serial controller SC1 / SPI master clock
of serial controller SC1
Timer 2 channel 3 input / timer 2 channel 3 output
Digital I/O
UART RTS handshake of serial controller 1
Timer 2 channel 4 input / timer 2 channel 4 output
SPI slave select of serial controller 1
Digital I/O
SPI master data out of serial controller 2
SPI slave data in of serial controller 2
Timer 2 channel 1 input / timer 2 channel 1 output
Description
Pin settings
7/