CY14B101L-SP35XC Cypress Semiconductor Corp, CY14B101L-SP35XC Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY14B101L-SP35XC
Manufacturer Part Number
CY14B101L-SP35XC
Description
IC NVSRAM 1MBIT 35NS 48SSOP
Manufacturer
Cypress Semiconductor Corp
Type
NVSRAMr
Specifications of CY14B101L-SP35XC
Format - Memory
RAM
Memory Type
NVSRAM (Non-Volatile SRAM)
Memory Size
1M (128K x 8)
Speed
35ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
48-SSOP
Word Size
8b
Organization
128Kx8
Density
1Mb
Interface Type
Parallel
Access Time (max)
35ns
Operating Supply Voltage (typ)
3.3V
Package Type
SSOP
Operating Temperature Classification
Commercial
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Pin Count
48
Mounting
Surface Mount
Supply Current
55mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
428-2028-5
CY14B101L-SP35XC
CY14B101L-SP35XC
Hardware STORE Cycle
Switching Waveforms
Notes
Document Number: 001-06400 Rev. *M
t
t
t
19. On a hardware STORE initiation, SRAM operation continues to be enabled for time t
20. This is the amount of time to take action on a soft sequence command. Vcc power must remain high to effectively register command.
21. Commands such as Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.
PHSB
DELAY
ss
Parameter
[20, 21]
[19]
t
t
HLHX
HLQZ ,
Alt
t
BLQZ
Hardware STORE Pulse Width
Time Allowed to Complete SRAM Cycle
Soft Sequence Processing Time
Figure 13. Soft Sequence Processing
Figure 12. Hardware STORE Cycle
Description
DELAY
to allow read and write cycles to complete.
[20, 21]
Min
15
1
CY14B101L
Max
CY14B101L
70
70
Page 14 of 21
Unit
ns
μs
us
[+] Feedback