AT24C1024-10PI-2.7 Atmel, AT24C1024-10PI-2.7 Datasheet - Page 9
![IC EEPROM 1MBIT 1MHZ 8DIP](/photos/6/50/65033/313-8-dip_sml.jpg)
AT24C1024-10PI-2.7
Manufacturer Part Number
AT24C1024-10PI-2.7
Description
IC EEPROM 1MBIT 1MHZ 8DIP
Manufacturer
Atmel
Datasheet
1.AT24C1024-10PI-2.7.pdf
(19 pages)
Specifications of AT24C1024-10PI-2.7
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
1M (128K x 8)
Speed
400kHz, 1MHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
AT24C1024-10PI2.7
Write
Operations
1471O–SEEPR–3/07
BYTE WRITE: To select a data word in the 1024K memory requires a 17-bit word address.
The word address field consists of the P
word address followed by the least significant word address (see Figure 8 on page 11)
A write operation requires the P
address word and acknowledgment. Upon receipt of this address, the EEPROM will again
respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit
data word, the EEPROM will output a zero. The addressing device, such as a microcontroller,
then must terminate the write sequence with a stop condition. At this time the EEPROM enters
an internally timed write cycle, T
this write cycle and the EEPROM will not respond until the write is complete (see Figure 8 on
page 11).
PAGE WRITE: The 1024K EEPROM is capable of 256-byte page writes.
A page write is initiated the same way as a byte write, but the microcontroller does not send a
stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges
receipt of the first data word, the microcontroller can transmit up to 255 more data words. The
EEPROM will respond with a zero after each data word received. The microcontroller must ter-
minate the page write sequence with a stop condition (see Figure 9 on page 11).
The data word address lower 8 bits are internally incremented following the receipt of each
data word. The higher data word address bits are not incremented, retaining the memory page
row location. When the word address, internally generated, reaches the page boundary, the
following byte is placed at the beginning of the same page. If more than 256 data words are
transmitted to the EEPROM, the data word address will “roll over” and previous data will be
overwritten. The address “rollover” during write is from the last byte of the current page to the
first byte of the same page.
ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a
start condition followed by the device address word. The read/write bit is representative of the
operation desired. Only if the internal write cycle has completed will the EEPROM respond
with a zero, allowing the read or write sequence to continue.
0
WR
bit and two 8-bit data word addresses following the device
, to the nonvolatile memory. All inputs are disabled during
0
bit of the device address, then the most significant
9