AT27C2048-55PU Atmel, AT27C2048-55PU Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT27C2048-55PU
Manufacturer Part Number
AT27C2048-55PU
Description
IC OTP 2MBIT 55NS 40DIP
Manufacturer
Atmel
Datasheet
1.AT27C2048-90VI.pdf
(14 pages)
Specifications of AT27C2048-55PU
Format - Memory
EPROMs
Memory Type
OTP EPROM
Memory Size
2M (128K x 16)
Speed
55ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
3. System Considerations
4. Block Diagram
5. Absolute Maximum Ratings*
Note:
0632F–EPROM–12/07
Temperature Under Bias............................... -55° C to +125° C
Storage Temperature .................................... -65° C to +150° C
Voltage on Any Pin with
Respect to Ground .........................................-2.0V to +7.0V
Voltage on A9 with
Respect to Ground ......................................-2.0V to +14.0V
V
Respect to Ground .......................................-2.0V to +14.0V
PP
Supply Voltage with
1. Maximum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is
V
CC
+ 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.
Switching between active and standby conditions via the Chip Enable pin may produce transient
voltage excursions. Unless accommodated by the system design, these transients may exceed
datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 µF high frequency,
low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor
should be connected between the V
device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards
with large EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be utilized, again con-
nected between the V
possible to the point where the power supply is connected to the array.
ADDRESS
A0 - A17
INPUTS
VCC
GND
VPP
OE
CE
PROGRAM LOGIC
CC
Y DECODER
X DECODER
and Ground terminals. This capacitor should be positioned as close as
OE, CE AND
(1)
(1)
(1)
*NOTICE:
CC
and Ground terminals of the device, as close to the
Stresses beyond those listed under “Absolute Maxi-
mum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional
operation of the device at these or any other condi-
tions beyond those indicated in the operational sec-
tions of this specification is not implied. Exposure to
absolute maximum rating conditions for extended
periods may affect device reliability.
IDENTIFICATION
DATA OUTPUTS
CELL MATRIX
BUFFERS
Y-GATING
OUTPUT
O0 - O15
AT27C2048
3