STK14C88-NF45 Cypress Semiconductor Corp, STK14C88-NF45 Datasheet - Page 3
![IC NVSRAM 256KBIT 45NS 32SOIC](/photos/31/34/313454/42832soic_sml.jpg)
STK14C88-NF45
Manufacturer Part Number
STK14C88-NF45
Description
IC NVSRAM 256KBIT 45NS 32SOIC
Manufacturer
Cypress Semiconductor Corp
Type
NVSRAMr
Specifications of STK14C88-NF45
Format - Memory
RAM
Memory Type
NVSRAM (Non-Volatile SRAM)
Memory Size
256K (32K x 8)
Speed
45ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
32-SOIC (7.5mm Width)
Word Size
8b
Organization
32Kx8
Density
256Kb
Interface Type
Parallel
Access Time (max)
45ns
Operating Supply Voltage (typ)
5V
Package Type
SOIC
Operating Temperature Classification
Commercial
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
Operating Temp Range
0C to 70C
Pin Count
32
Mounting
Surface Mount
Supply Current
70mA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STK14C88-NF45
Manufacturer:
SIMTER
Quantity:
20 000
Company:
Part Number:
STK14C88-NF45I
Manufacturer:
SIMTEK
Quantity:
5 947
Part Number:
STK14C88-NF45I
Manufacturer:
SIMTEK
Quantity:
20 000
Company:
Part Number:
STK14C88-NF45ITR
Manufacturer:
SIMTEK
Quantity:
7 145
Pin Configurations
Table 1. Pin Definitions - 32-Pin SOIC/32-Pin PDIP
Document Number: 001-50592 Rev. *B
Pin Name
DQ
A
V
HSB
0
V
V
WE
OE
CE
0
–A
CAP
SS
CC
-DQ
14
7
Alt
W
G
E
Power Supply Power Supply Inputs to the Device.
Power Supply AutoStore Capacitor. Supplies power to nvSRAM during power loss to store data from
I/O Type
Input or
Input or
Ground
Output
Output
Input
Input
Input
Input
Figure 1. Pin Diagram - 32-Pin SOIC/32-Pin PDIP
Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
Bidirectional Data I/O lines. Used as input or output lines depending on operation.
Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the
I/O pins is written to the specific address location.
Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the
chip.
Output Enable, Active LOW. The active LOW OE input enables the data output buffers
during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
Ground for the Device. The device is connected to ground of the system.
Hardware Store Busy (HSB). When LOW, this output indicates a Hardware Store is in
progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A
weak internal pull up resistor keeps this pin high if not connected (connection optional).
SRAM to nonvolatile elements.
Description
STK14C88-3
Page 3 of 17
[+] Feedback
[+] Feedback
[+] Feedback