AT17N512-10PC Atmel, AT17N512-10PC Datasheet
AT17N512-10PC
Specifications of AT17N512-10PC
Related parts for AT17N512-10PC
AT17N512-10PC Summary of contents
Page 1
... PDIP Yes 8-lead SOIC Yes 20-lead SOIC Yes 44-lead TQFP – AT17N512/ AT17N010 AT17N002 Yes – – – Yes Yes – Yes FPGA Configuration Memory AT17N256 AT17N512 AT17N010 AT17N002 AT17N040 3.3V AT17N040 System Support – – – Yes 3020C–CNFG–08/07 1 ...
Page 2
Pin Configuration AT17N256/512/010/002/040 2 8-lead SOIC DATA 1 8 VCC CLK 2 7 VCC (SER_EN) RESET/ GND 8-lead PDIP DATA 1 8 VCC CLK 2 7 VCC (SER_EN) RESET/ ...
Page 3
AT17N256/512/010/002/040 44 TQFP ...
Page 4
Block Diagram SER_EN POWER ON RESET Device Description AT17N256/512/010/002/040 4 The control signals for the configuration EEPROM (CE, RESET/OE and CCLK) inter- face directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and ...
Page 5
... I 4 GND – VCC(SER_EN DATA CLK RESET/OE CE GND VCC(SER_EN 3020C–CNFG–08/07 AT17N512/ AT17N256 AT17N010 20 8 SOIC DIP – – Three-state DATA output for configuration. Open-collector bi-directional pin for programming. Clock input. Used to increment the internal address and bit counter for reading and programming ...
Page 6
... Programming super voltages are generated inside the chip. The AT17N series configurators enter a low-power standby mode whenever CE is asserted High. In this mode, the AT17N256 configurator consumes less than 50 µA of current at 3.3V (100 µA for the AT17N512/010 and 200 µA for the AT17N002/040). (except during ISP). CC ...
Page 7
Absolute Maximum Ratings* Operating Temperature.................................... -40°C to +85 °C Storage Temperature ..................................... -65°C to +150°C Voltage on Any Pin with Respect to Ground ..............................-0. Supply Voltage (V ) .......................................... 3.0V to +3.6V CC Maximum Soldering Temp. (10 sec. ...
Page 8
... Commercial Industrial Min Max Min Max AT17N002/ AT17N010 AT17N040 Max Min Max Units V 2 0.8 0 0.8 2.4 0.4 0.4 2.4 0.4 0 -10 10 100 150 100 150 AT17N512/010/002/040 Commercial Industrial Min Max Min Max Units MHz 3020C–CNFG–08/ µA µA µA ...
Page 9
AC Characteristics CE RESET/OE CLK T CE DATA 3020C–CNFG–08/07 T SCE CAC AT17N256/512/010/002/040 T SCE T HOE HCE 9 ...
Page 10
... Plastic Gull Wing Small Outline (SOIC) 44A Thin Plastic Quad Flat Package (TQFP) Notes: 1. For more information refer to the “Thermal Characteristics of Atmel’s Packages”, available on the Atmel web site. 2. Airflow = 0 ft/min. AT17N256/512/010/002/040 10 (1) AT17N512/ AT17N256 AT17N010 θ [°C/ θ 107 JA (2) [° ...
Page 11
Figure 1. Ordering Code Voltage 3.3V 8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 20S2 20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 44A 44-lead, Thin ...
Page 12
... Notes: 1. For the -10CC and -10CI packages, customers may migrate to AT17LVXXX-10CU. AT17N256/512/010/002/040 12 Ordering Code AT17N256-10PC AT17N256-10NC AT17N256-10SC AT17N256-10PI AT17N256-10NI AT17N256-10SI AT17N512-10SC AT17N512-10SI AT17N010-10SC AT17N010-10SI AT17N002-10SC AT17N002-10TQC AT17N002-10SI AT17N002-10TQI AT17N040-10TQC AT17N040-10TQI Package Operation Range 8P3 Commercial 8S1 (0°C to 70°C) ...
Page 13
Packaging Information 8P3 – PDIP Top View PLCS Side View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information. 2. Dimensions A and L are measured ...
Page 14
SOIC TOP VIEW e e SIDE VIEW Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R ...
Page 15
SOIC 3020C–CNFG–08/07 AT17N256/512/010/002/040 15 ...
Page 16
TQFP PIN 1 PIN 1 IDENTIFIER e C 0˚~7˚ L Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. ...
Page 17
Revision History Revision Level – Release Date B – March 2006 C – August 2007 3020C–CNFG–08/07 AT17N256/512/010/002/040 History Added last-time buy for AT17NXXX-10CC and AT17NXXX-10CI. Removed 8CN4 8-lead LAP package. 17 ...
Page 18
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...