AT17F080A-30JU Atmel, AT17F080A-30JU Datasheet - Page 5
![IC FLASH CONFIG 8M 20PLCC](/photos/6/80/68044/453-20-plcc_sml.jpg)
AT17F080A-30JU
Manufacturer Part Number
AT17F080A-30JU
Description
IC FLASH CONFIG 8M 20PLCC
Manufacturer
Atmel
Datasheet
1.AT17F040A-30CU.pdf
(16 pages)
Specifications of AT17F080A-30JU
Programmable Type
FLASH
Memory Size
8Mb
Voltage - Supply
2.97 V ~ 3.63 V
Operating Temperature
-40°C ~ 85°C
Package / Case
20-LCC (J-Lead)
For Use With
ATDH2225 - CABLE ISP FOR AT17ATDH2200E - CONFIGURATOR PROGRAM BOARD KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
5.4
5.5
5.6
5.7
5.8
5.9
2823D–CNFG–2/08
PAGESEL[1:0]
RESET/OE
nCS
GND
nCASC
A2
(1)
(1)
(1)
(2)
Page select inputs. Used to determine which of the 4 memory pages are targeted during a serial
configuration download. The address space for each of the pages is shown in
SER_EN is Low (ISP mode) these pins have no effect.
Table 5-2.
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low level on
RESET/OE resets both the address and bit counters. A High level (with nCS Low) enables the
data output driver.
Chip Enable input (active Low). A Low level (with OE High) allows DCLK to increment the
address counter and enables the data output driver. A High level on nCS disables both the
address and bit counters and forces the device into a low-power standby mode. Note that this
pin will not enable/disable the device in the 2-wire Serial Programming mode (SER_EN Low).
Ground pin. A 0.2 µF decoupling capacitor between V
Cascade Select Output (when SER_EN is High). This output goes Low when the internal
address counter has reached its maximum value. If the PAGE_EN input is set High, the maxi-
mum value is the highest address in the selected partition. The PAGESEL[1:0] inputs are used
to make the 4 partition selections. If the PAGE_EN input is set Low, the device is not partitioned
and the address maximum value is the highest address in the device, see
In a daisy chain of AT17FxxxA Series devices, the nCASC pin of one device must be connected
to the nCS input of the next device in the chain. It will stay Low as long as nCS is Low and OE is
High. It will then follow nCS until OE goes Low; thereafter, nCASC will stay High until the entire
EEPROM is read again.
Device selection input, (when SER_EN Low). The input is used to enable (or chip select) the
device during programming (i.e., when SER_EN is Low). Refer to the AT17FxxxA Programming
Specification available on the Atmel web site for additional details.
Notes:
Paging Decodes
PAGESEL = 00, PAGE_EN = 1
PAGESEL = 01, PAGE_EN = 1
PAGESEL = 10, PAGE_EN = 1
PAGESEL = 11, PAGE_EN = 1
PAGESEL = XX, PAGE_EN = 0
1. This pin has an internal 20 k pull-up resistor.
2. This pin has an internal 30 kΩ pull-down resistor.
Address Space
AT17F040A (4 Mbits)
00000 – 0FFFFh
10000 – 1FFFFh
20000 – 2FFFFh
30000 – 3FFFFh
00000 – 3FFFFh
CC
and GND is recommended.
AT17F040A/080A
AT17F080A (8 Mbits)
00000 – 1FFFFh
20000 – 3FFFFh
40000 – 5FFFFh
60000 – 7FFFFh
00000 – 7FFFFh
Table 5-2 on page
Table
5-2. When
5.
5