NSBMC096VF-33 National Semiconductor, NSBMC096VF-33 Datasheet
NSBMC096VF-33
Specifications of NSBMC096VF-33
Available stocks
Related parts for NSBMC096VF-33
NSBMC096VF-33 Summary of contents
Page 1
... Block Diagram This document contains information concerning a product that has been developed by National Semiconductor Corporation V3 Corporation This information is intended to help in evaluating this product National Semiconductor Corporation V3 Corporation reserves the right to change and improve the specifications of this product without notice TRI-STATE is a registered trademark of National Semiconductor Corporation ...
Page 2
... Logic and Connection Diagrams TL V 11805– 2 Order Number NSBMC096VF See Package Number VF132A 11805 – 3 ...
Page 3
Pin Descriptions Pin Signal Name 1 A14 2 A15 3 A16 A17 6 A19 7 A20 8 A18 9 A21 10 A24 11 A22 12 A23 13 A26 14 A25 15 A27 19 A31 20 A28 ...
Page 4
Pin Descriptions (Continued) i960 CA CF INTERFACE The following pins are functionally equivalent to those on the i960 CA CF from which their names are taken Like named pins on the i960 CA CF and the NSBMC960 are to Pin ...
Page 5
Pin Descriptions (Continued) MEMORY INTERFACE The NSBMC960 is designed to drive a memory array orga- nized as 2 leaves each of 32 bits The address and control signals for the memory array are output through high current Pin A(A B)0–11 ...
Page 6
Functional Description PRODUCT OVERVIEW The NSBMC960 couples the i960 CA CF interface to DRAM access protocols generates bus buffer and data multiplexor controls and incorporates system and bus moni- tor timing resources These functional elements are shown in Figure 1 ...
Page 7
Functional Description (Continued) BLOCK ADDRESS FIELD Once configured a NSBMC096 responds to access re- quests within the programmed block address range The programmed value sets the starting address of the block while the size of the block is determined by ...
Page 8
Functional Description (Continued) BUFFER CONTROL MODE FIELD The transfer of Data from the memory sub-system to the i960 bus occurs through buffers controlled by the NSBMC096 Two of the signals (LEA LEB) provide trans- parent latch controls for use during ...
Page 9
Functional Description (Continued) The bus monitor operates by monitoring the state of the DEN signal Should it be asserted for longer than the pro- grammed Bus Time Out value in configuration register 7 Ready is asserted if configuration bit 63 ...
Page 10
Application Example System Clock 25 MHz Refresh Rate 16 s per row (0 18) c Memory Size (Size 1) e Buffer Mode Signal 1 CEA Signal 2 e (Mode 1) Interleave Enabled Row Address Hold clock ...
Page 11
Timing Parameters INTERFACE TIMING The NSBMC096 interface to the i960 CA CF has been de- signed for direct interconnect It is not necessary to place other Iogic devices between the processor and the NSBMC096 nor is their use encouraged The ...
Page 12
Timing Parameters (Continued) FIGURE 6 Basic Access Timing FIGURE 7 Burst Access Timing 11805 – 11805 – 10 ...
Page 13
Timing Parameters (Continued) FIGURE 8 Burst Access w t PCache Hit Figures 8 and 9 show the sequence of events that can oc- cur when PCache is enabled The sequence in Figure 8 shows two back-to-back bursts in the same ...
Page 14
... Absolute Maximum Ratings If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Supply Voltage ( Input Voltage ( Input Current ( Storage Temperature ( ) STG All Voltages References to Ground DC Electrical Characteristics Symbol Description V Low Level Input Voltage ...
Page 15
AC Timing Parameters (Unless otherwise stated V Symbol Description 1 t Address Strobe Setup Time ADSU 2 t Address Strobe Hold Time ADH 3 t Synchronous Input Setup Synchronous Input Hold BLAST Input Setup ...
Page 16
... Pulse mode interrupts from the NSBMC096 are two cycles long The current rev of the i960CA CF requires a minimum interrupt pulse width of three clock cycles RECOMMENDED FIX Program the NSBMC096 for level mode interrupts Ordering Code Information National Semiconductor Mode Burst Mode Controller Processor Intel i960 ERRATUM ...
Page 17
17 ...
Page 18
... Italiano National does not assume any responsibility for use of any circuitry described no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications Order Number NSBMC096VF NS Package Number VF132A 2 A critical component is any component of a life ...