LTC4244IGN Linear Technology, LTC4244IGN Datasheet - Page 12

• Manufacturer Part Number: LTC4244IGN
• Description: IC CTRLR HOT SWAP CPCI 20-SSOP
• Manufacturer: Linear Technology
• Type: Hot-Swap Controllerr

Specifications of LTC4244IGN

• Applications: CompactPCI™
• Internal Switch(s): No
• Voltage - Supply: 3.3V, 5V, ±12V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-SSOP (0.154", 3.91mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

APPLICATIO S I FOR ATIO
LTC4244/LTC4244-1
• 5V
• V
• Absolute Maximum Ratings: The LTC4244’s absolute
• 5V/3.3V Circuit Breakers: If a short-circuit occurs after
• 5V/3.3V Circuit Breaker Threshold Voltage: The LTC4244
• External Gate Voltage: After power-up, the voltage drop
Hot Plug Power-Up Sequence
The LTC4244 is specifically designed for hot plugging
CPCI boards. The typical application circuit is shown in
Figure 1.
CPCI Connector Pin Sequence
The staggered lengths of the CPCI male connector pins
ensure that all power supplies are physically connected to
the LTC4244 before back-end power is allowed to ramp up
(BD_SEL# asserted low). The long pins, which include 5V,
3.3.V, V(I/O) and GND, mate first. The short BD_SEL# pin
mates last. At least one long 5V power pin must be
connected to the LTC4244 in order for the PRECHARGE
voltage to be available during the insertion sequence.
12
threshold voltage is 4.25V vs. 2.5V for the LTC1644.
power good threshold voltage is –11.1V vs –10.5V for
the LTC1644.
maximum ratings for the 12V
power-up, the LTC4244 actively limits the voltage
dropped across the external 5V and 3.3V sense resis-
tors to 150mV for 25 s before tripping the circuit
breaker. In the event either the 5V or 3.3V sense resistor
voltage exceeds 150mV, the LTC1644 trips the circuit
breaker without delay.
threshold voltage is 52mV 5mV vs 55mV 15mV for
the LTC1644.
from the 12V
LTC4244 vs 50mV for the LTC1644.
14.4V, respectively, vs 13.2V for the LTC1644.
EEOUT
IN
UVL Threshold Voltage: The LTC4244’s 5V
PWRGD Threshold Voltage: The LTC4244 V
IN
U
pin to the GATE pin is 0.6V for the
U
IN
W
and V
EEIN
U
pins are
IN
EEOUT
UVL
The following is a typical hot insertion sequence:
1. ESD clips make contact.
2. Long power and ground pins make contact and Early
3. Medium length pins make contact. Both FAULT and
4. Short pins make contact. The BD_SEL# signal is con-
Power-Up Sequence
The back-end 3.3V
lated from the 3.3V
N-channel pass transistors Q1 and Q2, respectively. Inter-
nal pass transistors isolate the back-end 12V
V
planes.
EEOUT
Power is established. The 1V precharge voltage be-
comes valid at this stage of insertion. Power is also
applied to the pull-up resistors connected to the FAULT,
PWRGD and OFF/ON pins. All power switches are held
off at this stage of insertion.
PWRGD continue to be pulled up high at this stage in the
hot plug sequence, and the power switches are still held
off. The 12V and –12V connector pins also make
contact at this stage. Zener clamps Z1 and Z2 plus shunt
RC snubbers R16-C5 and R15-C4 help protect the V
and 12V
sients during hot insertion.
The signal pins also connect at this point. These include
the HEALTHY# signal (which is connected to the PWRGD
pin), the PCI_RST# signal (which is connected to the
RESETIN pin) and the I/O connector pins (which are
biased at 1V by the LTC4244’s precharge circuit).
nected to the OFF/ON pin. If the BD_SEL# signal is
grounded on the backplane, the plug-in card power-up
cycle begins immediately. System backplanes that do
not ground the BD_SEL# signal will instead have cir-
cuitry that detects when BD_SEL# makes contact with
the plug-in board. The system logic can then control the
power up process by pulling BD_SEL# low.
power planes from the 12V
IN
pins, respectively, from large voltage tran-
OUT
IN
and 5V
and 5V
IN
OUT
power planes by external
power planes are iso-
IN
and V
EEIN
OUT
power
42441f
EEIN
and