LTC4354CS8#TRPBF Linear Technology, LTC4354CS8#TRPBF Datasheet - Page 7
![IC MON DIODE-OR CTRLR NEG 8SOIC](/photos/6/62/66297/8-soic_05-08-1610_sml.jpg)
LTC4354CS8#TRPBF
Manufacturer Part Number
LTC4354CS8#TRPBF
Description
IC MON DIODE-OR CTRLR NEG 8SOIC
Manufacturer
Linear Technology
Datasheet
1.LTC4354CS8PBF.pdf
(12 pages)
Specifications of LTC4354CS8#TRPBF
Applications
-48V Dist Power Systems, AdvancedTCA ® Systems
Fet Type
N-Channel
Number Of Outputs
2
Internal Switch(s)
No
Delay Time - Off
700ns
Voltage - Supply
4.5 V ~ 11.75 V
Current - Supply
1.2mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Delay Time - On
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIO S I FOR ATIO
Input Power Supply
The power supply for the device is derived from –48_RTN
through an external current limiting resistor (R
internal shunt regulator clamps the voltage at V
11V. A 1µF decoupling capacitor to V
It also provides a soft-start to the part.
R
supply current requirement of 2mA at the expected input
operating voltage.
The power dissipation of the resistor is calculated at the
maximum DC input voltage:
If the power dissipation is too high for a single resistor, use
multiple low power resistors in series instead of a single
high power component.
MOSFET SELECTION
The LTC4354 drives N-channel MOSFETs to conduct the
load current. The important features of the MOSFETs are
on-resistance R
age V
The gate drive for the MOSFET is guaranteed to be more
than 10V and less than 12V. This allows the use of
standard threshold voltage N-channel MOSFETs. An ex-
ternal zener diode can be used to clamp the potential at the
V
breakdown voltage is less than 12V.
The maximum allowable drain-source voltage, V
must be higher than the supply voltages. If the inputs are
shorted, the full supply voltage will appear across the
MOSFETs.
CC
IN
R
P
should be chosen to accommodate the maximum
IN
pin to as low as 4.5V if the gate to source rated
=
DSS
≤
(
V
(
, and the threshold voltage.
IN MAX
V
(
IN MIN
(
I
CC MAX
)
DS(ON)
R
)
−
(
IN
−
U
V
CC MIN
V
Z MAX
, the maximum drain-source volt-
)
(
(
U
)
)
)
)
2
W
SS
is recommended.
U
CC
(BR)DSS,
IN
pin to
). An
The LTC4354 tries to servo the voltage drop across the
MOSFET to 30mV in the forward direction by controlling
the gate voltage and sends out a fault signal when the
voltage drop exceeds the 260mV fault threshold. The
R
load current while not triggering a fault, and to stay within
the MOSFET’s power rating at the maximum load current
(I
Fault Conditions
LTC4354 monitors fault conditions and turns on an LED or
optocoupler to indicate a fault. When the voltage drop
across the pass transistor is higher than the 260mV fault
threshold, the internal pull-down at the FAULT pin turns off
and allows the current to flow through the LED or
optocoupler. Conditions that cause high voltage across
the pass transistor include: short in the load circuitry,
excessive load current, FET open while conducting cur-
rent, and FET short on the channel with the higher supply
voltage. The fault threshold is internally set to 260mV.
In the event of FET open on the channel with the more
negative supply voltage, if the voltage difference is high
enough, the substrate diode on the DA or DB pins will
forward bias. The current flowing out of the pins must be
limited to a safe level (<1mA) to prevent device latch up.
Schottky diodes can be used to clamp the voltage at the DA
and DB pins, as shown in Figure 1.
DS(ON)
2
• R
Figure 1. Method of Protecting the DA and DB Pins from
Negative Inputs. One Channel Shown.
DS(ON)
should be small enough to conduct the maximum
).
1k
1k
DA
MMBD2836LT1
LTC4354
GA
V
SS
LTC4354
4354 F01
4354fb
7