IR5001STRPBF International Rectifier, IR5001STRPBF Datasheet - Page 9

• Manufacturer Part Number: IR5001STRPBF
• Description: IC CTLR/MOSFET UNIV N-CH 8-SOIC
• Manufacturer: International Rectifier

Specifications of IR5001STRPBF

• Package / Case: 8-SOIC (3.9mm Width)
• Mounting Type: Surface Mount
• Current - Supply: 500µA
• Voltage - Supply: 36 V ~ 75 V
• Operating Temperature: 0°C ~ 85°C
• Applications: -48V Dist Power Systems, AdvancedTCA ® Systems
• Number Of Outputs: 1
• Internal Switch(s): No
• Fet Type: N-Channel
• Delay Time - On: 27µs
• Delay Time - Off: 130ns
• Operating Temperature (max): 125C
• Operating Temperature (min): -40C
• Pin Count: 8
• Mounting: Surface Mount
• Package Type: SOIC N
• Screening Level: Automotive
• Device Type: O-Ring Controller / MOSFET Driver
• Input Delay: 27µs
• Output Delay: 130ns
• Driver Case Style: SOIC
• No. Of Pins: 8
• Operating Temperature Range: 0°C To +85°C
• Rohs Compliant: Yes
• Package: 8-lead SOIC Narrow
• Input Voltage: 100V Max Continuous
• Vline: 36V to 75V 100V Max or 12Vreg
• Offset Voltage (v): -7.9mV min to 0V max
• Turn-on Time (ns): 20
• Turn-off Time (ns): 130
• T Off Gate Drive: 3A Peak
• Junction Temperature: -40oC to 125oC
• Special Ic: FetCheck Available
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.irf.com
guarantees
conducting and Vout of the IR5001S is high (FET
current flows from source to drain), the current must
reverse the direction before the IR5001S will switch
the FET off.
prevents potential oscillations at light load that could
otherwise occur if the offset voltage was centered
around
comparators).
Vout
Vout is the output pin of the IR5001S, and connects
directly to the gate of the external Active ORing N-
FET. The voltage level at the Vout pin is typically a
diode drop lower than the Vcc voltage.
FETst and FETch
FETch and FETst pins are diagnostic pins that can
be used to determine the status of the Active ORing
circuit.
FETst is an open-drain output pin. When the voltage
difference between VINP - VINN is less than 0.3V,
the FETst pin will be logic high. This is normally the
case when Active ORing is operating properly (VINP
- VINN is less than ~100mV). If the Active ORing
FET is not turned on while the IR5001S is properly
biased, the output of the FETst pin will be logic low
(only the body diode of the N-FET is conducting, and
VINP - VINN is ~700mV).
FETch pin. In traditional systems with diode ORing,
it is not possible to determine if the diode is
0mV
that
(as
The asymmetrical offset voltage
once
is
the
the
case
ORing
in
N-FET
standard
is
functioning properly unless external circuitry is used.
For example, the diode could be failed short, and the
system would not be aware of it until the source fails
and the whole system gets powered down due to
lost redundancy (shorted diode failed to isolate the
source failure). With the FETch pin it is possible to
perform a periodic check of the status of the Active
ORing circuit to assure that system redundancy is
maintained.
can be used to turn off the output of the IR5001S:
logic high signal on FETch will pull the Vout pin low,
and turn-off the channel of the Active ORing N-FET.
This will force the current to flow through the body
diode, resulting in VINP – VINN voltage increase
from less than ~100mV, to ~700mV. This voltage
increase will be reported at FETst pin, which will
switch from logic high to logic low, and indicate that
the Active ORing circuit is working properly. Failure
of the FETst pin output to change from logic high to
logic low would indicate that the Active ORing circuit
may not be operating as designed, and the system
may no longer have power redundancy. For details
on how to use this feature consult IR5001S
Evaluation Kit, P/N IRDC5001-LS48V.
ground (for noise immunity purposes). FETst pin
should be left open if unused.
Gnd
In typical target applications, the ground pin (Gnd) of
IR5001S is connected to the source of the Active
ORing N-FET.
In the IR5001S, the FETch pin is an input pin that
If the FETch pin is not used, it should be tied to
IR5001S & (PbF)
9