IR3084AMPBF International Rectifier, IR3084AMPBF Datasheet
IR3084AMPBF
Specifications of IR3084AMPBF
Related parts for IR3084AMPBF
IR3084AMPBF Summary of contents
Page 1
DESCRIPTION The IR3084A Control IC combined with an IR XPhase way to implement a complete VR10 or VR11 power solution. The “Control” IC provides overall system control and interfaces with any number of “Phase” ICs which each drive and monitor ...
Page 2
... ORDERING INFORAMATION DEVICE IR3084AMTRPBF IR3084AMPBF ABSOLUTE MAXIMUM RATINGS Stresses beyond those listed below may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. ...
Page 3
ELECTRICAL SPECIFICATIONS Unless otherwise specified, these specifications apply over: 9.5V ≤ ≤ T ≤ 100 C, ROSC = 24kΩ, CSS/DEL = 0.1F ±10% J PARAMETER VDAC REFERENCE System Set-Point Accuracy (Deviation from Tables 1 & ...
Page 4
PARAMETER CURRENT SENSE INPUT IIN Bias Current V(SS/DEL) > 0.85V, V(EAOUT) > 0.5V IIN Preconditioning Pull-Down V(SS/DEL) < 0.35V Resistance IIN Preconditioning RESET V(EAOUT) Threshold IIN Preconditioning SET V(SS/DEL) Threshold VBIAS REGULATOR Output Voltage −5mA ≤ I(VBIAS) ≤ 0mA Current ...
Page 5
PARAMETER VRRDY OUTPUT Output Voltage I(VRRDY) = 4mA Leakage Current V(VRRDY) = 5.5V OSCILLATOR Switching Frequency Peak Voltage (4.8V typical, measured VBIAS) Valley Voltage (0.9V typical, measured VBIAS) DRIVER BIAS REGULATOR REGSET Bias Current ...
Page 6
PIN DESCRIPTIONS PIN# PIN SYMBOL Selects the DAC table and the type of Soft Start. There are 4 possible modes of operation: (1) GND selects VR10 DAC and VR11 type startup, (2) FLOAT (1.25V) 1 VIDSEL selects VR11 DAC and ...
Page 7
SYSTEM THEORY OF OPERATION TM XPhase Architecture TM The XPhase architecture is designed for multiphase interleaved buck converters which are used in applications requiring small size, design flexibility, low voltage, high current and fast transient response. The architecture can be ...
Page 8
PWM Control Method The PWM block diagram of the XPhase with trailing edge modulation is used. A high−gain wide−bandwidth voltage type error amplifier in the Control IC is used for the voltage control loop. An external RC circuit connected to ...
Page 9
VPEAK (5.0V) VPHASE4&5 (4.5V) VPHASE3&6 (3.5V) VPHASE2&7 (2.5V) VPHASE1&8 (1.5V) VVALLEY (1.00V) CLK1 CLK2 CLK3 CLK4 CLK5 CLK6 CLK7 CLK8 PWM Operation The PWM comparator is located in the Phase IC. Upon receiving a clock pulse, the PWM latch is ...
Page 10
TM Body Braking In a conventional synchronous buck converter, the minimum time required to reduce the current in the inductor in response to a load step decrease is; The slew rate of the inductor current can be significantly increased by ...
Page 11
The advantage of sensing the inductor current versus high side or low side sensing is that actual output current being delivered to the load is obtained rather than peak or sampled information about the switch currents. The output voltage can ...
Page 12
IR3084A THEORY OF OPERATION Block Diagram VCC - + + VCC UVLO 9.9V COMPARATOR 9.1V - ENABLE COMPARATOR 250ns ENABLE - BLANKING + + 100k 850mV + 750mV 80mV VCHG - 100mV 3.85V - LGND OFF ON IDISCHG ICHG 6.5uA ...
Page 13
VID4 VID3 VID2 VID1 VID0 VID5 ...
Page 14
Hex (VID7:VID0) Dec (VID7:VID0) 00 00000000 01 00000001 02 00000010 03 00000011 04 00000100 05 00000101 06 00000110 07 00000111 08 00001000 09 00001001 0A 00001010 0B 00001011 0C 00001100 0D 00001101 0E 00001110 0F 00001111 10 00010000 11 00010001 ...
Page 15
Hex (VID7:VID0) Dec (VID7:VID0) 80 10000000 81 10000001 82 10000010 83 10000011 84 10000100 85 10000101 86 10000110 87 10000111 88 10001000 89 10001001 8A 10001010 8B 10001011 8C 10001100 8D 10001101 8E 10001110 8F 10001111 90 10010000 91 10010001 ...
Page 16
The IR3084A can accept changes in the VID code while operating and vary the DAC voltage accordingly. The sink/source capability of the VDAC buffer amp is programmed by the same external resistor that sets the oscillator frequency. The slew rate ...
Page 17
Inductor DCR Temperature Correction If the thermal compensation of the inductor DCR provided by the temperature dependent gain of the current sense amplifier is not adequate, a negative temperature coefficient (NTC) thermistor can be used for additional correction. The thermistor ...
Page 18
Figure 10a depicts the start-up sequence without AVP in Boot Mode (VRM11) − VIDSEL is either floating or grounded. First, the VDAC pin is charged to the 1.1V Boot voltage. Then, if there are no fault conditions, the SS/DEL capacitor ...
Page 19
ENABLE (VTT) 1.100V VDAC 3.85V 3.77V 3.10V 1.30V SS/DEL EAOOUT 1.100V IIN VOUT VRRDY START START DELAY (ENABLE ENDS 1.8ms (TD1) FAULT MODE) Figure 10a – Start−up Waveforms with Boot Mode (VID Setting > 1.1V) +12Vin 0.85V ENABLE ...
Page 20
Fault Modes Under Voltage Lock Out, VID = FAULT, as well as a low signal on the ENABLE input immediately sets the fault latch. This causes the EAOUT pin to drive low turning off the Phase IC drivers. The VRRDY ...
Page 21
Under Voltage Lockout (UVLO) The UVLO function monitors the IR3084A’s VCC supply pin and ensures that there is adequate voltage to safely power the internal circuitry. The IR3084A’s UVLO threshold is set higher than the minimum operating voltage of compatible ...
Page 22
System Reference Voltage (VBIAS) The IR3084A supplies a 6.9V/6mA precision reference voltage from the VBIAS pin. The oscillator ramp trip points are based on the VBIAS voltage so it should be used to program the Phase ICs phase delay to ...
Page 23
PERFORMANCE CHARACTERISTICS Figure 13: Oscillator Frequency versus ROSC 1000 900 800 700 600 500 400 300 200 100 ROSC (Kohms) Figure 15: I(VSETPT) versus ROSC 120 110 100 ...
Page 24
APPLICATIONS INFORMATION +12V CIN CCP2 100pF RT3 R118 +5.0V 4.7K, B=4450 1.21K RCP1 CCP3 2.49K 56nF RFB2 CFB1 162 12nF EAOUT VRRDY C1010 RFB3 15 IIN 100pF 348 19 RMPOUT 20 VBIAS RDRP1 750 IR3084MTR 16 ...
Page 25
DESIGN PROCEDURES – IR3084A and IR3086A Chipset IR3084A EXTERNAL COMPONENTS Oscillator Resistor Rosc The oscillator of IR3084A generates a triangle waveform to synchronize the phase ICs, and the switching frequency of the each phase converter equals the oscillator frequency, which ...
Page 26
No Load Output Voltage Setting Resistor R An external resistor connected between the VDAC pin and the VSETPT pin is used to set the no load VSETPT output voltage offset, V which is the difference between the V ...
Page 27
Soft Start Capacitor C and Resistor R SS/DEL Because the capacitor C programs three different time parameters, i.e. soft start time, over current latch SS/DEL delay time, and the frequency of hiccup mode, they should be considered together while choosing ...
Page 28
Over Current Setting Resistor R The inductor DC resistance is utilized to sense the inductor current. The copper wire of the inductor has a constant temperature coefficient of 3850 PPM, and therefore the maximum inductor DCR can be calculated from ...
Page 29
IR3086 EXTERNAL COMPONENTS PWM Ramp Resistor R and Capacitor C PWMRMP PWM ramp is generated by connecting the resistor R well as the capacitor C PWMRMP V and the capacitor C RAMP PWMRMP from Equation (18). To achieve feed−forward voltage ...
Page 30
Over Temperature Setting Resistors R The threshold voltage of VRHOT comparator is proportional to the die temperature T Determine the relationship between the die temperature of phase IC and the temperature of the power converter according to the power loss, ...
Page 31
Combining the Over Temperature and Phase Delay Setting Resistors R The over temperature setting resistor divider can be combined with the phase delay resistor divider to save one resistor per phase. Calculate the HOTSET threshold voltage V Equation (20). If ...
Page 32
VOLTAGE LOOP COMPENSATION The adaptive voltage positioning is used in the computer applications to meet the load line requirements. Like current mode control, the adaptive voltage positioning loop introduces extra zero to the voltage loop and splits the double poles ...
Page 33
Type III Compensation Determine the compensation at no load, the worst case condition. Choose the crossover frequency fc between 1/10 and 1/5 of the switching frequency per phase. Assume the time constant of the resistor and capacitor across the output ...
Page 34
DESIGN EXAMPLE: VRM 11 7−PHASE CONVERTER SPECIFICATIONS Input Voltage 12V I DAC Voltage 1.3V DAC No Load Output Voltage Offset: V Output Current 130 ADC O Maximum Output Current 150 ADC OMAX ...
Page 35
Using the calculated value of C VDAC voltage of 1.300V during startup with Boot Mode using Equation 4a; C VDAC TD 4 VDAC I SOURCE No Load Output Voltage Setting Resistor RVSETPT, R First, use Equations (19) ...
Page 36
Select RFB = 324 ohms and then calculate the droop resistor, VSETPT RDRP RFB D VSETPT Choose the next standard value higher than this with 1% tolerance or RDRP = 787ohms. Soft Start Capacitor C and Startup ...
Page 37
Over Current Setting Resistor R Assume that room temperature is 25ºC and the target PCB temperature is 100 ºC. The phase IC die temperature is usually about 1 ºC higher than that of phase IC and the inductor temperature is ...
Page 38
IR3086 PHASE IC COMPONENTS PWM Ramp Resistor R and Capacitor C RAMP Set the PWM ramp magnitude V calculate the resistor R using Equation (18); PWMRMP R PWMRMP 12 400*10 ...
Page 39
Phase Delay Timing Resistors RPHASEx1 to RPHASEx2 (x=1,2,…,7) The phase delay resistor ratios for phases 400kHz are (from the X−Phase Excel based design spreadsheet); RAPHASE1=0.580, RAPHASE2=0.397, RAPHASE3=0.215, RAPHASE4=0.206, RAPHASE5=0.353 RAPHASE6=0.5 and RAPHASE7=0.647. Pre−select RPHASE11=RPHASE21=RPHASE31=RPHASE41=RPHASE51=RPHASE61=RPHASE71=20kΩ, RA ...
Page 40
CURRENT SHARE LOOP COMPENSATION The crossover frequency of the current share loop (f voltage loop f . Choose the crossover frequency of current share loop f C using Equations (34) and (35 PWMRMP PWMRMP F ...
Page 41
LAYOUT GUIDELINES The following layout guidelines are recommended to reduce the parasitic inductance and resistance of the PCB layout, therefore minimizing the noise coupled to the IC. Dedicate at least one middle layer for a ground plane LGND. ...
Page 42
METAL AND SOLDER RESIST The solder resist should be pulled away from the metal lead lands by a minimum of 0.06mm. The solder resist mis−alignment is a maximum of 0.05mm and it is recommended that the lead lands are ...
Page 43
PCB METAL AND COMPONENT PLACEMENT Lead land width should be equal to nominal part lead width. The minimum lead to lead spacing should be ≥ 0.2mm to minimize shorting. Lead land length should be equal to maximum part ...
Page 44
STENCIL DESIGN The stencil apertures for the lead lands should be approximately 80% of the area of the lead lands. Reducing the amount of solder deposited will minimize the occurrence of lead shorts. Since for 0.5mm pitch devices the ...
Page 45
PACKAGE INFORMATION 28L MLPQ ( Body) – θ WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252−7105 www.irf.com Page C/W, θ C/W ...