LTC1968CMS8#PBF Linear Technology, LTC1968CMS8#PBF Datasheet - Page 19
![IC CONVERTER RMS-DC PREC 8MSOP](/photos/7/49/74928/ltc1968cms8_pbf_sml.jpg)
LTC1968CMS8#PBF
Manufacturer Part Number
LTC1968CMS8#PBF
Description
IC CONVERTER RMS-DC PREC 8MSOP
Manufacturer
Linear Technology
Datasheet
1.LTC1968CMS8PBF.pdf
(28 pages)
Specifications of LTC1968CMS8#PBF
Current - Supply
2.3mA
Voltage - Supply
5.0V
Mounting Type
Surface Mount
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIO S I FOR ATIO
waveform dynamics and the type of filtering used. The
above method is conservative for some cases and about
right for others.
The LTC1968 works well with signals whose crest factor
is 4 or less. At higher crest factors, the internal ∆Σ
modulator will saturate, and results will vary depending on
the exact frequency, shape and (to a lesser extent) ampli-
tude of the input waveform. The output voltage could be
higher or lower than the actual RMS of the input signal.
The ∆Σ modulator may also saturate when signals with
crest factors less than 4 are used with insufficient averag-
ing. This will only occur when the output droops to less
than 1/4 of the input voltage peak. For instance, a DC-
coupled pulse train with a crest factor of 4 has a duty cycle
of 6.25% and a 1V
50Hz, repeating every 20ms, and C
will droop during the inactive 93.75% of the waveform.
This droop is calculated as:
For the LTC1968, whose output impedance (Z
12.5kΩ, this droop works out to – 3.6%, so the output
would be reduced to 241mV at the end of the inactive
portion of the input. When the input signal again climbs to
1V
With C
and the peak/output ratio is just 4.015, which the LTC1968
has enough margin to handle without error.
For crest factors less than 3.5, the selection of C
previously described should be sufficient to avoid this
droop and modulator saturation effect. But with crest
factors above 3.5, the droop should also be checked for
each design.
Error Analyses
Once the RMS-to-DC conversion circuit is working, it is
time to take a step back and do an analysis of the accuracy
of that conversion. The LTC1968 specifications include
three basic static error terms, V
output offset is an error that simply adds to (or subtracts
PEAK
V
MIN
AVE
, the peak/output ratio is 4.15.
=
= 100µF, the droop is only – 0.37% to 249.1mV
V
RMS
2
⎛
⎜
⎜
⎝
PEAK
1–
U
e
−
input is 250mV
⎛
⎜
⎝
2 • Z
INACTIVE TIME
U
OUT
OOS
• C
AVE
W
AVE
, V
RMS
IOS
= 10µF, the output
⎞
⎟
⎠
⎞
⎟
⎟
⎠
. If this input is
and GAIN. The
U
OUT
AVE
) is
as
from) the voltage at the output. The conversion gain of the
LTC1968 is nominally 1.000 V
error reflects the extent to which this conversion gain is
not perfectly unity. Both of these affect the results in a
fairly obvious way.
Input offset on the other hand, despite its conceptual
simplicity, effects the output in a nonobvious way. As its
name implies, it is a constant error voltage that adds
directly with the input. And it is the sum of the input and
V
This means that the effect of V
nonlinear RMS conversion. With 0.4mV (typ) V
200mV
and AC terms in an RMS fashion and the effect is
negligible:
But with 10× less AC input, the error caused by V
100× larger:
This phenomena, although small, is one source of the
LTC1968’s residual nonlinearity.
On the other hand, if the input is DC coupled, the input
offset voltage adds directly. With +200mV and a +0.4mV
V
2000ppm. With DC inputs, the error caused by V
positive or negative depending if the two have the same or
opposing polarity.
The total conversion error with a sine wave input using the
typical values of the LTC1968 static errors is computed as
follows:
IOS
IOS
V
V
V
V
OUT
OUT
OUT
OUT
, a 200.4mV output will result, an error of 0.2% or
that is RMS converted.
RMS
= √(200mV AC)
= 200.0004mV
= 200mV + 2ppm
= √(20mV AC)
= 20.004mV
= 20mV + 200ppm
= 500.700mV
= 500mV + 0.140%
= 50.252mV
= 50mV + 0.503%
= (√(500mV AC)
= (√(50mV AC)
AC input, the RMS calculation will add the DC
2
2
2
+ (0.4mV DC)
2
+ (0.4mV DC)
+ (0.4mV DC)
+ (0.4mV DC)
DCOUT
IOS
/V
RMSIN
2
is warped by the
2
2
2
) • 1.001 + 0.2mV
) • 1.001 + 0.2mV
LTC1968
and the gain
IOS
IOS
19
, and a
can be
IOS
1968f
is