STLM75M2F STMicroelectronics, STLM75M2F Datasheet - Page 22

IC TEMP SNSR DGTL WATCHDOG 8SOIC

STLM75M2F

Manufacturer Part Number
STLM75M2F
Description
IC TEMP SNSR DGTL WATCHDOG 8SOIC
Manufacturer
STMicroelectronics
Datasheet

Specifications of STLM75M2F

Function
Temp Sensor, Watchdog
Topology
ADC (Sigma Delta), Comparator, Register Bank
Sensor Type
Internal
Sensing Temperature
-55°C ~ 125°C
Output Type
I²C™/SMBus™
Output Alarm
Yes
Output Fan
No
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Full Temp Accuracy
+/- 3 C
Digital Output - Bus Interface
Serial (2-Wire, I2C)
Digital Output - Number Of Bits
12 bit
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 55 C
For Use With
497-10508 - BOARD EVAL FOR MEMS SENSORS497-10048 - BOARD EVAL ACCELEROMETER497-8848 - EVAL DAUGHTER STLM75 8-SOIC497-6238 - BOARD STLM75/STDS75/ST72F651
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-6926-2
STLM75M2F

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLM75M2F
Manufacturer:
STMicroelectronics
Quantity:
1 850
Part Number:
STLM75M2F
Manufacturer:
STM
Quantity:
280
Part Number:
STLM75M2F
Manufacturer:
ST
0
Part Number:
STLM75M2F
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STLM75M2F
Quantity:
2 500
Functional description
3.4.5
22/40
Acknowledge
Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low
level put on the bus by the receiver whereas the master generates an extra acknowledge
related clock pulse (see
generate an acknowledge after the reception of each byte that has been clocked out of the
slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse in such a way that the SDA line is a stable low during the high period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end of data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
case the transmitter must leave the data line high to enable the master to generate the
STOP condition.
Figure 7.
SCL FROM
MASTER
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
Acknowledgement sequence
START
Figure
MSB
1
Doc ID 13296 Rev 12
7). A slave receiver which is addressed is obliged to
2
LSB
8
ACKNOWLEDGEMENT
CLOCK PULSE FOR
9
STLM75
AI00601

Related parts for STLM75M2F