LM92CIM/NOPB National Semiconductor, LM92CIM/NOPB Datasheet - Page 8

IC SENSOR/THERM COMP DIG 8-SOIC

LM92CIM/NOPB

Manufacturer Part Number
LM92CIM/NOPB
Description
IC SENSOR/THERM COMP DIG 8-SOIC
Manufacturer
National Semiconductor
Series
PowerWise®r
Datasheet

Specifications of LM92CIM/NOPB

Function
Temp Monitoring System (Sensor)
Topology
ADC, Comparator, Register Bank
Sensor Type
Internal
Sensing Temperature
-55°C ~ 150°C
Output Type
I²C™
Output Alarm
Yes
Output Fan
No
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-55°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
*LM92CIM
*LM92CIM/NOPB
LM92CIM

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM92CIM/NOPB
Quantity:
570
Part Number:
LM92CIM/NOPB
Manufacturer:
NS
Quantity:
10 178
www.national.com
1.0 Functional Description
The LM92 temperature sensor incorporates a band-gap type
temperature sensor, 13-bit ADC, and a digital comparator
with user-programmable upper and lower limit values. The
comparator activates either the INT line for temperatures out-
side the T
temperatures which exceed T_CRIT. The lines are pro-
grammable for mode and polarity.
1.1 TEMPERATURE COMPARISON
LM92 provides a window comparison against a lower (T
and upper (T
(T_CRIT) functions as a critical alarm shutdown.
picts the comparison function as well as the modes of oper-
ation.
1.1.1 Status Bits
The internal Status bits operate as follows:
“True”: Temperature above a T
those respective bits. A “true” for T
T
“ False”: Assuming temperature has previously crossed
above T
low the points corresponding T
T_CRIT − T
T
T
T
The Status bits are not affected by reads or any other actions,
and always represent the state of temperature vs. setpoints.
1.1.2 Hardwire Outputs
The T_CRIT_A hardwire output mirrors the T_CRIT_A flag,
when the flag is true, the T_CRIT_A output is asserted at all
times regardless of mode. Reading the LM92 has no effect
on the T_CRIT_A output, although the internal conversion is
restarted.
The behavior of the INT hardwire output is as follows:
Comparator Interrupt Mode (Default): User reading part
resets output until next measurement completes. If condition
is still true, output is set again at end of next conversion cycle.
For example, if a user never reads the part, and temperature
goes below T
way until temperature goes above T
the user reads the part, the output would be reset. At the end
of the next conversion cycle, if the condition is true, it is set
again. If not, it remains reset.
Event Interrupt Mode: User reading part resets output until
next condition "event" occurs (in other words, output is only
set once for a true condition, if reset by a read, it remains reset
until the next triggering threshold has been crossed). Con-
versely, if a user never read the part, the output would stay
set indefinitely after the first event that set the output. An
“event” for Event Interrupt Mode is defined as:
1.
2.
For example, if a user never read the part, and temperature
went below T
that way forever if a user never read the part.
However if the user read the part, the output would be reset.
Even if the condition is true, it will remain reset. The temper-
ature must cross above T
LOW
LOW
LOW
HYST
Transitioning upward across a setpoint, or
Transitioning downward across a setpoint's
corresponding hysteresis (after having exceeded that
setpoint).
.
, assuming temperature has previously crossed below
, a “false” occurs when temperature goes above T
.
HIGH
LOW
HYST
or T_CRIT, then the temperature must drop be-
LOW
LOW
HIGH
and T
) in order for the condition to be false. For
then INT would become active. It would stay
then INT becomes active. It would stay that
) trip point. A second upper trip point
HIGH
LOW
window, or the T_CRIT_A line for
+ T
HYST
HIGH
HYST
LOW
LOW
to set the output again.
or T_CRIT is “true” for
is temperature below
(T
+ T
HIGH
HYST
− T
Figure 3
. However if
HYST
LOW
LOW
de-
or
+
)
8
In either mode, reading any register in the LM92 restarts the
conversion. This allows a designer to know exactly when the
LM92 begins a comparison. This prevents unnecessary In-
terrupts just after reprogramming setpoints. Typically, system
Interrupt inputs are masked prior to reprogramming trip
points. By doing a read just after resetting trip points, but prior
to unmasking, unexpected Interrupts are prevented.
Avoid programming setpoints so close that their hysteresis
values overlap. An example would be that with a T
of 2 °C then setting T
other will violate this restriction. To be more specific, with
T
equal to, or higher than 60 °C this restriction is violated.
1.2 DEFAULT SETTINGS
The LM92 always powers up in a known state. LM92 power
up default conditions are:
1.
2.
3.
4.
5.
6.
7.
The LM92 registers will always reset to these default values
when the power supply voltage is brought up from zero volts
as the supply crosses the voltage level plotted in the following
curve. The LM92 registers will reset again when the power
supply drops below the voltage plotted in this curve.
1.3 SERIAL BUS INTERFACE
The LM92 operates as a slave on the Serial Bus, so the SCL
line is an input (no clock is generated by the LM92) and the
SDA line is a bi-directional serial data line. According to Serial
Bus specifications, the LM92 has a 7-bit slave address. The
five most significant bits of the slave address are hard wired
inside the LM92 and are “10010”. The two least significant bits
of the address are assigned to pins A1–A0, and are set by
connecting these pins to ground for a low, (0); or to +V
high, (1).
Therefore, the complete slave address is:
HYST
MSB
1
Comparator Interrupt Mode
T
T
T_CRIT set to 80 °C
T
INT and T_CRIT_A active low
Pointer set to “00”; Temperature Register
LOW
HIGH
HYST
set to 2 °C assume T
set to 10 °C
set to 64 °C
set to 2 °C
Average Power on Reset Voltage
0
0
vs Temperature
HIGH
and T
HIGH
1
LOW
set to 64 °C. If T
to within 4 °C of each
0
10105118
A1
HYST
LOW
LSB
A0
S
value
is set
for a

Related parts for LM92CIM/NOPB