DS18B20+PAR Maxim Integrated Products, DS18B20+PAR Datasheet - Page 8

IC THERM MICROLAN PROG-RES TO-92

DS18B20+PAR

Manufacturer Part Number
DS18B20+PAR
Description
IC THERM MICROLAN PROG-RES TO-92
Manufacturer
Maxim Integrated Products
Datasheets

Specifications of DS18B20+PAR

Function
Thermometer, Thermostat
Topology
Register Bank, Scratchpad
Sensor Type
Internal
Sensing Temperature
-55°C ~ 100°C
Output Type
1-Wire®
Output Alarm
Yes
Output Fan
No
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-55°C ~ 100°C
Mounting Type
Through Hole
Package / Case
TO-92-3 (Standard Body), TO-226
Temperature Threshold
Programmable
Full Temp Accuracy
+/- 0.5 C
Digital Output - Bus Interface
1-Wire
Digital Output - Number Of Bits
12 bit
Supply Voltage (max)
5.5 V
Supply Voltage (min)
3 V
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 55 C
Supply Current
1.5 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
HARDWARE CONFIGURATION Figure 9
TRANSACTION SEQUENCE
The transaction sequence for accessing the DS18B20-PAR is as follows:
Step 1. Initialization
Step 2. ROM Command (followed by any required data exchange)
Step 3. DS18B20-PAR Function Command (followed by any required data exchange)
It is very important to follow this sequence every time the DS18B20-PAR is accessed, as the DS18B20-
PAR will not respond if any steps in the sequence are missing or out of order. Exceptions to this rule are
the Search ROM [F0h] and Alarm Search [ECh] commands.
commands, the master must return to Step 1 in the sequence.
INITIALIZATION
All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence
consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the
slave(s). The presence pulse lets the bus master know that slave devices (such as the DS18B20-PAR) are
on the bus and are ready to operate. Timing for the reset and presence pulses is detailed in the
1-WIRE SIGNALING section.
ROM COMMANDS
After the bus master has detected a presence pulse, it can issue a ROM command. These commands
operate on the unique 64–bit ROM codes of each slave device and allow the master to single out a
specific device if many are present on the 1-Wire bus. These commands also allow the master to
determine how many and what types of devices are present on the bus or if any device has experienced an
alarm condition. There are five ROM commands, and each command is 8 bits long. The master device
must issue an appropriate ROM command before issuing a DS18B20-PAR function command. A
flowchart for operation of the ROM commands is shown in Figure 10.
SEARCH ROM [F0h]
When a system is initially powered up, the master must identify the ROM codes of all slave devices on
the bus, which allows the master to determine the number of slaves and their device types. The master
learns the ROM codes through a process of elimination that requires the master to perform a Search ROM
R
T
processor
X
X
Micro-
V
Strong
Pullup
PU
4.7K
R
T
X
X
= TRANSMIT
= RECEIVE
V
PU
1-wire bus
8 of 19
DQ
Pin
DS18B20-PAR 1-WIRE PORT
5 μA
Typ.
After issuing either of these ROM
MOSFET
100 Ω
T
R
X
DS18B20-PAR
X

Related parts for DS18B20+PAR