DS18B20U+T&R Maxim Integrated Products, DS18B20U+T&R Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS18B20U+T&R
Manufacturer Part Number
DS18B20U+T&R
Description
IC THERM MICROLAN PROG-RES 8USOP
Manufacturer
Maxim Integrated Products
Datasheet
1.DS18B20U.pdf
(22 pages)
Specifications of DS18B20U+T&R
Function
Thermometer, Thermostat
Topology
Register Bank, Scratchpad
Sensor Type
Internal
Sensing Temperature
-55°C ~ 125°C
Output Type
1-Wire®
Output Alarm
Yes
Output Fan
No
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Full Temp Accuracy
+/- 2 C
Digital Output - Bus Interface
Serial (1-Wire)
Digital Output - Number Of Bits
12 bit
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 55 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
is available in Application Note 27: Understanding and Using Cyclic Redundancy Checks with Maxim
iButton Products.
Figure 9. CRC Generator
1-WIRE BUS SYSTEM
The 1-Wire bus system uses a single bus master to control one or more slave devices. The DS18B20 is
always a slave. When there is only one slave on the bus, the system is referred to as a “single-drop”
system; the system is “multidrop” if there are multiple slaves on the bus.
All data and commands are transmitted least significant bit first over the 1-Wire bus.
The following discussion of the 1-Wire bus system is broken down into three topics: hardware
configuration, transaction sequence, and 1-Wire signaling (signal types and timing).
HARDWARE CONFIGURATION
The 1-Wire bus has by definition only a single data line. Each device (master or slave) interfaces to the
data line via an open-drain or 3-state port. This allows each device to “release” the data line when the
device is not transmitting data so the bus is available for use by another device. The 1-Wire port of the
DS18B20 (the DQ pin) is open drain with an internal circuit equivalent to that shown in Figure 10.
The 1-Wire bus requires an external pullup resistor of approximately 5kΩ; thus, the idle state for the
1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus MUST be left in the idle
state if the transaction is to resume. Infinite recovery time can occur between bits so long as the 1-Wire
bus is in the inactive (high) state during the recovery period. If the bus is held low for more than 480µs,
all components on the bus will be reset.
Figure 10. Hardware Configuration
(MSB)
Tx
Rx
V
PU
4.7k
XOR
Tx = TRANSMIT
Rx = RECEIVE
1-Wire BUS
9 of 22
XOR
DQ
PIN
TYP
5μA
DS18B20 1-Wire PORT
(LSB)
MOSFET
100Ω
TX
Rx
INPUT
XOR
DS18B20