DS1624 Maxim Integrated Products, DS1624 Datasheet - Page 3
![IC THERM/EEPROM DIG 256BYTE 8DIP](/photos/1/39/13900/175-8-dip_sml.jpg)
DS1624
Manufacturer Part Number
DS1624
Description
IC THERM/EEPROM DIG 256BYTE 8DIP
Manufacturer
Maxim Integrated Products
Datasheet
1.DS1624S.pdf
(17 pages)
Specifications of DS1624
Function
Thermometer, Thermostat
Topology
EEPROM, Register Bank
Sensor Type
Internal
Sensing Temperature
-55°C ~ 125°C
Output Type
2-Wire Serial
Output Alarm
No
Output Fan
No
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Through Hole
Package / Case
8-DIP (0.300", 7.62mm)
Full Temp Accuracy
+/- 0.5 C
Digital Output - Bus Interface
Serial (2-Wire)
Digital Output - Number Of Bits
13 bit
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 55 C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS1624
Manufacturer:
DALLAS
Quantity:
5 510
Company:
Part Number:
DS1624+
Manufacturer:
MAXIM
Quantity:
2 000
Company:
Part Number:
DS16245
Manufacturer:
DALLAS
Quantity:
5 510
Company:
Part Number:
DS16245
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
DS1624S
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1624S+
Manufacturer:
MAIXM
Quantity:
20 000
Part Number:
DS1624S+TR
Manufacturer:
MAXIM/美信
Quantity:
20 000
DS1624 FUNCTIONAL BLOCK DIAGRAM Figure 1
2-WIRE SERIAL DATA BUS
The DS1624 supports a bi–directional two–wire bus and data transmission protocol. A device that sends
data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that
controls the message is called a “master”. The devices that are controlled by the master are “slaves”. The
bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access,
and generates the START and STOP conditions. The DS1624 operates as a slave on the two–wire bus.
Connections to the bus are made via the open–drain I/O lines SDA and SCL. The following bus protocol
has been defined (See Figure 2):
• Data transfer may be initiated only when the bus is not busy.
• During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH,
defines a START condition.
Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is
HIGH, defines the STOP condition.
the data line while the clock line is high will be interpreted as control signals.
SDA
SCL
V
A0
A1
A2
DD
GND
I/O CONTROL
ADDRESS
AND
3 of 17
EEPROM MEMORY (256 BYTES)
TEMPERATURE SENSOR
STATUS REGISTER &
CONTROL LOGIC
DS1624