ADM1027ARQ-REEL ON Semiconductor, ADM1027ARQ-REEL Datasheet - Page 8

• Manufacturer Part Number: ADM1027ARQ-REEL
• Description: IC REMOTE THERMAL CTRLR 24-QSOP
• Manufacturer: ON Semiconductor
• Series: dBCool®r

Specifications of ADM1027ARQ-REEL

• Rohs Status: RoHS non-compliant
• Function: Fan Control, Temp Monitor
• Topology: ADC, Comparator, Fan Speed Counter, Multiplexer, Register Bank
• Sensor Type: External & Internal
• Sensing Temperature: 0°C ~ 105°C, External Sensor
• Output Type: SMBus™
• Output Alarm: No
• Output Fan: Yes
• Voltage - Supply: 3 V ~ 5.5 V
• Operating Temperature: 0°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 24-QSOP

ADM1027
SERIAL BUS INTERFACE
Control of the ADM1027 is carried out using the serial System
Management Bus (SMBus). The ADM1027 is connected to this
bus as a slave device, under the control of a master controller.
The ADM1027 has a 7-bit serial bus address. When the device
is powered up with Pin 13 (PWM3/ADDRESS ENABLE) high,
the ADM1027 will have a default SMBus address of 0101110
or 0x5C. If more than one ADM1027 is to be used in a system,
then each ADM1027 should be placed in address select mode
by strapping Pin 13 low on power-up. The logic state of Pin 14
then determines the device’s SMBus address.
Pin 13 State
0
0
1
The device address is sampled and latched on the first valid
SMBus transaction, so any attempted addressing changes made
thereafter will have no immediate effect.
The facility to make hardwired changes to the SMBus slave
address allows the user to avoid conflicts with other devices
sharing the same serial bus (for example, if more than one
ADM1027 is used in a system).
Once the SMBus address has been assigned, these pins return
to their original function. However, since the circuits required
to set up the SMBus address are unworkable with the PWM
and TACH circuits, it would require the use of muxes to switch
in and out the correct circuit at the correct time.
Figure 4. SMBus Address = 0x5A (Pin 14 = 1)
Figure 3. SMBus Address = 0x58 (Pin 14 = 0)
Figure 2. Default SMBus Address = 0x5C
Table I. ADM1027 Address Select Mode
PWM3/ADDR_EN
PWM3/ADDR_EN
PWM3/ADDR_EN
ADM1027
Pin 14 State
Low (10 kW to GND)
High (10 kW pull-up)
Don’t Care
ADM1027
ADM1027
ADDR_SEL
ADDR_SEL
ADDR_SEL
14
13
14
13
14
13
V
CC
10k
10k
ADDRESS = 0x5C
ADDRESS = 0x58
V
ADDRESS = 0x5A
CC
10k
0101100 (0x58)
0101101 (0x5A)
0101110 (0x5C)
(default)
Address
Rev. 3 | Page 8 of 56 | www.onsemi.com
–8–
Care should be taken to ensure that Pin 13 (PWM3/
ADDR_EN) is either tied high or low. Leaving Pin 13
floating could cause the ADM1027 to power up with an
unexpected address.
Note that if the ADM1027 is placed into address select mode,
Pins 13 and 14 can be used as their alternate functions once
address assignment has taken place (PWM3, TACH4). Care
should be taken using muxes to connect in the appropriate circuit
at the appropriate time.
The serial bus protocol operates as follows:
1. The master initiates data transfer by establishing a start
2. Data is sent over the serial bus in sequences of nine clock
3. When all data bytes have been read or written, stop conditions
condition, defined as a high to low transition on the serial
data line SDA while the serial clock line SCL remains high.
This indicates that an address/data stream will follow. All
slave peripherals connected to the serial bus respond to the
start condition and shift in the next eight bits, consisting
of a 7-bit address (MSB first) plus the R/W bit, which deter-
mines the direction of the data transfer, i.e., whether data
will be written to or read from the slave device.
The peripheral whose address corresponds to the transmitted
address responds by pulling the data line low during the low
period before the ninth clock pulse, known as the acknowledge
bit. All other devices on the bus now remain idle while the
selected device waits for data to be read from or written to
it. If the R/W bit is a 0, the master will write to the slave
device. If the R/W bit is a 1, the master will read from the
slave device.
pulses, eight bits of data followed by an acknowledge bit
from the slave device. Transitions on the data line must
occur during the low period of the clock signal and remain
stable during the high period, as a low to high transition
when the clock is high may be interpreted as a stop signal.
The number of data bytes that can be transmitted over the
serial bus in a single read or write operation is limited
only by what the master and slave devices can handle.
are established. In write mode, the master will pull the
data line high during the 10th clock pulse to assert a
stop condition. In read mode, the master device will
override the acknowledge bit by pulling the data line high
during the low period before the ninth clock pulse. This is
known as No Acknowledge. The master will then take the
data line low during the low period before the 10th clock
pulse, then high during the 10th clock pulse to assert a
stop condition.
Figure 5. Unpredictable SMBus Address if Pin 13
is Unconnected
PWM3/ADDR_EN
ADM1027
ADDR_SEL
14
13
V
CC
DO NOT LEAVE ADDR_EN
UNCONNECTED! CAN
CAUSE UNPREDICTABLE
ADDRESSES
NC
10k
REV. A