ADT7460ARQZ ON Semiconductor, ADT7460ARQZ Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
ADT7460ARQZ
Manufacturer Part Number
ADT7460ARQZ
Description
IC REMOTE THRML/FAN CTRLR 16QSOP
Manufacturer
ON Semiconductor
Series
dBCool®r
Specifications of ADT7460ARQZ
Function
Fan Control, Temp Monitor
Topology
ADC, Comparator, Multiplexer, Register Bank
Sensor Type
External & Internal
Sensing Temperature
-40°C ~ 120°C, External Sensor
Output Type
SMBus™
Output Alarm
No
Output Fan
Yes
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-40°C ~ 120°C
Mounting Type
Surface Mount
Package / Case
16-QSOP
Full Temp Accuracy
+/- 3 C
Digital Output - Bus Interface
Serial (3-Wire)
Maximum Operating Temperature
+ 120 C
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADT7460ARQZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADT7460ARQZ-REEL
Manufacturer:
ST
Quantity:
16
1. All voltages are measured with respect to GND, unless otherwise specified. Logic inputs accept input high voltages up to V
2. Typicals are at T
3. The delay is the time between the round robin finishing one set of measurements and starting the next.
4. Guaranteed by design; not production tested
ELECTRICAL CHARACTERISTICS
DIGITAL INPUT LOGIC LEVELS (THERM)
DIGITAL INPUT CURRENT
SERIAL BUS TIMING (Note 4)
Input High Voltage, V
Input Low Voltage, V
Input High Current, I
Input Low Current, I
Input Capacitance, C
Clock Frequency, f
Glitch Immunity, t
Bus Free Time, t
Start Setup Time, t
Start Hold Time, t
SCL Low Time, t
SCL High Time, t
SCL, SDA Rise Time, t
SCL, SDA Fall Time, t
Data Setup Time, t
Detect Clock Low Timeout, t
the device is operating below V
rising edge.
SCL
SDA
Parameter (Note 1)
P
t
BUF
BUF
LOW
HIGH
SW
HD;STA
A
S
SCLK
SU;STA
SU;DAT
IL
= 25°C and represent the most likely parametric norm.
IH
IL
IH
IN
F
t
R
HD; STA
t
TIMEOUT
LOW
MIN
t
R
. Timing specifications are tested at logic levels of V
t
HD; DAT
T
A
= T
Figure 2. Serial Bus Timing Diagram
V
V
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
See Figure 2
Can be optionally disabled
IN
IN
MIN
= V
= 0
to T
Test Conditions/Comments
t
CC
HIGH
MAX
http://onsemi.com
t
F
t
SU; DAT
, V
ADT7460
CC
= V
5
MIN
to V
MAX
S
, unless otherwise noted.
t
SU; STA
IL
= 0.8 V for a falling edge and at V
t
HD; STA
−1.0
Min
100
1.7
1.3
0.6
0.6
1.3
0.6
15
Typ (Note 2)
5.0
t
SU; STO
+1.0
Max
400
300
300
0.8
50
35
MAX
IH
= 2.0 V for a
P
even when
Unit
kHz
ms
mA
mA
pF
ns
ms
ms
ms
ms
ms
ns
ms
ns
V
V