PM6686TR STMicroelectronics, PM6686TR Datasheet - Page 9
![IC CTLR DUAL STEP DOWN VFQFPN32](/photos/7/55/75562/pm6686tr_sml.jpg)
PM6686TR
Manufacturer Part Number
PM6686TR
Description
IC CTLR DUAL STEP DOWN VFQFPN32
Manufacturer
STMicroelectronics
Datasheet
1.PM6686TR.pdf
(50 pages)
Specifications of PM6686TR
Applications
Controller, Notebook Computers
Voltage - Input
5.5 ~ 28 V
Number Of Outputs
2
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-VFQFN, 32-VFQFPN
Output Voltage
5.5 V
Output Current
100 mA
Output Power
4.3 mW
Input Voltage
5.5 V to 28 V
Switching Frequency
33 KHz
Mounting Style
SMD/SMT
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Output
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
497-8522-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PM6686TR
Manufacturer:
st
Quantity:
2 069
Part Number:
PM6686TR
Manufacturer:
ST
Quantity:
20 000
PM6686
Table 2.
N°
20
21
22
23
24
25
26
27
28
29
30
31
32
PHASE2
HGATE2
LGATE2
REFIN2
BOOT2
CP_FB
PGND
OUT2
ILIM2
GND
SKIP
EN2
PG2
Pin
Pin descriptions (continued)
The CP_FB is used to monitor the optional external 14 V charge pump.
Connect a resistive voltage-divider from 14 V charge pump output to GND. If
CP_FB drops below the threshold voltage, the device performs a no audible
skip cycle. This charges the charge pump output (driven by LGATE1). Leave
CP_FB floating if the charge pump feedback is not needed.
Signal ground reference for internal logic circuitry and LDO. It must be
connected to the signal ground plan of the power supply and to the exposed
pad. The signal ground plan and the power ground plan must be connected
together in one point near the PGND pin.
Power ground. This pin must be connected to the power ground plan of the
power supply.
Low-side gate driver output for the section 2.
Bootstrap capacitor connection for the switching section 2. It supplies the
high-side gate driver.
Switch node connection and return path for the high-side driver for the
section 2. It is also used as positive and negative current sense input.
High-side gate driver output for section 2.
Enable input for the switching section 2.
– If EN2 < 0.8 V the switching section OUT2 is turned off and all faults are
– If EN2 > 2.4 V the switching section OUT2 is turned on.
If EN2 is connected to VREF2, the switching section OUT2 turns on after
the switching section OUT1 reaches regulation.
Power Good output signal for the section 2. This pin is an open drain output
and It is pulled down when the output of the switching section 2 is out of
+ 14% / - 10% of its nominal value.
Pulse skipping mode control input.
– If the pin is connected to VCC the PWM mode is enabled.
– If the pin is connected to GND, the pulse skip mode is enabled.
– If the pin is connected to VREF2 (or floating) the pulse skip mode is
Output voltage sense for the switching section 2.This pin must be directly
connected to the output voltage of the switching section. It provides also the
feedback for the switching section 2 when REFIN2 is tied to VREF3/VCC.
Positive current sense input for the switching section 2. It is possible to set a
threshold voltage that is compared with 1/10
during the off time.
Feedback input for the switching section 2:
– If this pin is connected to VCC, OUT2 operates at 3.3 V
– If this pin is connected to VREF3, OUT2 operates at 1.05 V
– If this pin is connected to an external reference from 0.7 V to 2.5 V, OUT2
cleared.
enabled but and the switching frequency is kept higher than 33 kHz (No-
audible pulse skip mode).
works in tracking with this reference. Bypass REFIN2 to GND with a 100
nF capacitor.
Doc ID 15281 Rev 4
Function
th
of the GND-PHASE2 drop
Pin settings
9/50