MAX1889ETE+T Maxim Integrated Products, MAX1889ETE+T Datasheet - Page 18
![IC PWR SUP TRPL LCD 16-TQFN](/photos/6/66/66627/16-tqfn_21-0140l_sml.jpg)
MAX1889ETE+T
Manufacturer Part Number
MAX1889ETE+T
Description
IC PWR SUP TRPL LCD 16-TQFN
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX1889ETET.pdf
(32 pages)
Specifications of MAX1889ETE+T
Applications
Controller, TFT, LCD
Voltage - Input
2.7 ~ 5.5 V
Number Of Outputs
3
Voltage - Output
2.7 ~ 13 V
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-TQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Triple-Output TFT LCD Power Supply
with Fault Protection
Therefore, the dominant pole and the RHP zero deter-
mine the loop response of the step-up regulator. The fre-
quency of the dominant pole is:
where R
capacitor. The frequency of the RHP zero is:
where D is the duty cycle, L is the inductance, and the
DC gain is given by:
where R
and R2 are the feedback divider resistors in Figure 5.
However, adding lead or lag compensation (Figure 5)
can be useful to adjust the trade-off between stability
and transient response. If greater phase margin is need-
ed for stability, and lower bandwidth is acceptable, add
a pole-zero pair by connecting an RC network from the
FB pin to ground (lag compensation). Conversely, if
higher bandwidth is required for faster transient
response, and lower phase margin is acceptable, add a
Figure 5. External Compensation
18
V
IN
______________________________________________________________________________________
CS
L
MAX1889
L
is the load resistance and C is the output
A
is the internal current-sense resistor, and R1
DC
LX
=
f
PGND
P DOMINANT
20
GND
f
_
Z RHP
FB
D
_
log
R
R2
R1
=
1
R
( )
+
1
1
R
-
D
2
=
×
R3
C2
R4
C1
2
2π
(
2
1
R
R
R C
1
π
−
L
CS
L
L
D
D1
)
×
R
L
C
R
V
L
MAIN
zero-pole pair to the loop by connecting an RC network
from the FB pin to the main output (lead compensation).
The frequencies of the pole and zero for the lag com-
pensation are:
The frequencies of the zero and pole for the lead com-
pensation are:
The compensation resistors R3 and R4 change the AC
gain affecting the loop bandwidth and phase margin at
crossover. Reducing the bandwidth too much (FB com-
pensation) harms the transient response, while increas-
ing it too much harms phase margin and stability. As a
rule, start with R3 (or R4) approximately equal to half of
R1 (or R2). In a typical application, the compensation
capacitors C1 and C2 can be in the range between
100pF to 1000pF. Then, check the stability by monitoring
the transient response waveform when a pulsed load is
applied to the output.
The digital soft-start of the main step-up regulator limits
the average input current during startup. In order to
smooth out each step of the digital soft-start, add a low-
frequency lead compensation network (Figure 5). The
network effectively spreads out the switching pulses
and lowers the peak inductor currents.
The smoothing network is active only during soft-start
when the output voltage rises. Positive changes in the
output are instantaneously coupled to the FB pin
through D1 and feed-forward capacitor C2. This
arrangement generates a smoothly rising output volt-
age. When the output voltage reaches regulation, C2
charges up through R3 and D1 turns off. In most appli-
cations, the lead compensation is not needed and can
be disabled by making R3 large. With R3 > R2, the
pole and the zero in the compensation network are very
close to one another and cancel out.
Using Compensation for Improved Soft-Start
f
f
f
f
P FB
Z FB
Z FF
P FF
_
_
_
_
=
=
=
=
2
2
2
2
π
π
π
π
(
R
R
R
R
4
2
1
3
4
×
+
+
R
R
1
C
R
1
1
1
R
R
1
1
3
×
+
1
1
)
R
×
+
R
×
2
2
R
R
C
2
2
2
C
1
C
2