LTC1871IMS#PBF Linear Technology, LTC1871IMS#PBF Datasheet - Page 8
![IC MULTI CONFIG SYNC ADJ 10MSOP](/photos/1/36/13608/10-msop_05-08-1661_sml.jpg)
LTC1871IMS#PBF
Manufacturer Part Number
LTC1871IMS#PBF
Description
IC MULTI CONFIG SYNC ADJ 10MSOP
Manufacturer
Linear Technology
Type
Step-Up (Boost), Flyback, Sepicr
Datasheet
1.LTC1871EMS.pdf
(36 pages)
Specifications of LTC1871IMS#PBF
Internal Switch(s)
No
Synchronous Rectifier
No
Number Of Outputs
1
Voltage - Output
1.23 ~ 72 V
Current - Output
50mA
Frequency - Switching
50kHz ~ 1MHz
Voltage - Input
2.5 ~ 36 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
10-MSOP, Micro10™, 10-uMAX, 10-uSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power - Output
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
LTC1871
BLOCK DIAGRAM
OPERATION
Main Control Loop
The LTC1871 is a constant frequency, current mode con-
troller for DC/DC boost, SEPIC and fl yback converter ap-
plications. The LTC1871 is distinguished from conventional
current mode controllers because the current control loop
can be closed by sensing the voltage drop across the power
MOSFET switch instead of across a discrete sense resistor,
as shown in Figure 2. This sensing technique improves
effi ciency, increases power density, and reduces the cost
of the overall solution.
For circuit operation, please refer to the Block Diagram of
the IC and Figure 1. In normal operation, the power MOSFET
8
1.230V
MODE/SYNC
INTV
FREQ
I
FB
4
5
3
TH
2
8
1.230V
CC
2.00V
85mV
+
0.6V
5.2V
–
+
–
+
–
+
g
m
V-TO-I
LDO
OV
EA
UV
0.30V
1.230V
I
OSC
TO
START-UP
CONTROL
50k
+
–
COMPENSATION
COMPARATOR
SLOPE
SLOPE
V-TO-I
BURST
BIAS
OSC
V
IN
is turned on when the oscillator sets the PWM latch and
is turned off when the current comparator C1 resets the
latch. The divided-down output voltage is compared to an
internal 1.230V reference by the error amplifi er EA, which
outputs an error signal at the I
I
When the load current increases, a fall in the FB voltage
relative to the reference voltage causes the I
which causes the current comparator C1 to trip at a higher
peak inductor current value. The average inductor current
will therefore rise until it equals the load current, thereby
maintaining output regulation.
TH
pin sets the current comparator C1 input threshold.
1.230V
I
V
LOOP
REF
START-UP
BIAS AND
CONTROL
PWM LATCH
R
S
COMPARATOR
CURRENT
Q
LOGIC
C1
+
–
C2
INTV
+
–
GND
TH
R
LOOP
CC
pin. The voltage on the
SENSE
1871 BD
1.248V
GATE
RUN
GND
V
10
1
9
7
6
IN
TH
pin to rise,
1871fe