KS8995XA Micrel Inc, KS8995XA Datasheet - Page 39

• Manufacturer Part Number: KS8995XA
• Description: IC SWITCH 10/100 5PORT 128PQFP
• Manufacturer: Micrel Inc

Specifications of KS8995XA

• Applications: *
• Mounting Type: Surface Mount
• Package / Case: 128-MQFP, 128-PQFP
• Number Of Primary Switch Ports: 5
• Internal Memory Buffer Size: 64
• Operating Supply Voltage (typ): 1.8/2.5/3.3V
• Fiber Support: Yes
• Integrated Led Drivers: Yes
• Phy/transceiver Interface: MII/SNI
• Power Supply Type: Analog/Digital
• Package Type: PQFP
• Data Rate (typ): 10/100Mbps
• Vlan Support: Yes
• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Pin Count: 128
• Mounting: Surface Mount
• Jtag Support: No
• Operating Temperature Classification: Commercial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 576-1604 - EVAL KIT EXPERIMENTAL KS8995XA
• Lead Free Status / RoHS Status: Not Compliant, Lead free / RoHS Compliant

September 2008
Register 26 (0x1A): Port 1 Control 10
Register 42 (0x2A): Port 2 Control 10
Register 58 (0x3A): Port 3 Control 10
Register 74 (0x4A): Port 4 Control 10
Register 90 (0x5A): Port 5 Control 10
Register 27 (0x1B): Port 1 Control 11
Register 43 (0x2B): Port 2 Control 11
Register 59 (0x3B): Port 3 Control 11
Register 75 (0x4B): Port 4 Control 11
Register 91 (0x5B): Port 5 Control 11
Address
7-4
3-0
Address
7
6
5
4
3
2
1
Name
Receive low priority
rate control [11:8]
Receive high priority
rate control [11:8]
Name
Receive differential
priority rate control
Low priority receive rate
control enable
High priority receive rate
control enable
Low priority receive rate
flow control enable
High priority receive rate
flow control enable
Transmit differential
priority rate control
Low priority transmit rate
control enable
Description
This along with port control 9, bits [7:0] form a 12-bit
field to determine how many “32Kbps” low priority
blocks can be received (in a unit of 4K bytes in a one
second period).
This along with port control 8, bits [7:0] form a 12-bit
field to determine how many “32Kbps” high priority
blocks can be received (in a unit of 4K bytes in a one
second period).
Description
1, If bit 6 is also ‘1’ this will enable receive rate control
for this port on low priority packets at the low priority
rate. If bit 5 is also ‘1’, this will enable receive rate
control on high priority packets at the high priority rate.
0, receive rate control will be based on the low priority
rate for all packets on this port.
1, enable port’s low priority receive rate control feature.
0, disable port’s low priority receive rate control.
1, if bit 7 is also ‘1’ this will enable the port’s high
priority receive rate control feature. If bit 7 is a ‘0’ and
bit 6 is a ‘1’, all receive packets on this port will be rate
controlled at the low priority rate.
0, disable port’s high priority receive rate control
feature.
1, flow control may be asserted if the port’s low priority
receive rate is exceeded.
0, flow control is not asserted if the port’s low priority
receive rate is exceeded.
1, flow control may be asserted if the port’s high priority
receive rate is exceeded. To use this, differential
receive rate control must be on.
0, flow control is not asserted if the port’s high priority
receive rate is exceeded.
1, transmit rate control on both high and low priority
packets based on the rate counters defined by the high
and low priority packets respectively.
0, transmit rate control on any packets. The rate
counters defined in low priority will be used.
1, enable the port’s low priority transmit rate control
feature.
0, disable the port’s low priority transmit rate control
feature.
39
Mode
Mode
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
M9999-091508
Default
Default
0
0
0
0
0
0
0
0
0