SI8435BB-C-IS1 Silicon Laboratories Inc, SI8435BB-C-IS1 Datasheet
![IC ISOLATOR DGTL 3CH 16SOIC](/photos/6/80/68073/16-soic__3_9mmwidth__sml.jpg)
SI8435BB-C-IS1
Specifications of SI8435BB-C-IS1
Available stocks
Related parts for SI8435BB-C-IS1
SI8435BB-C-IS1 Summary of contents
Page 1
... IEC 60950-1, 61010-1 (reinforced insulation ) Description Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages when compared to legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges throughout their service life, and only VDD bypass capacitors are required ...
Page 2
Si8430/31/35 2 Rev. 1.3 ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si8430/31/35 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter Ambient Operating Temperature* Supply Voltage *Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage. Table 2. Absolute Maximum Ratings Parameter ...
Page 5
Table 3. Electrical Characteristics ( ±10 ±10%, T DD1 DD2 A Parameter Symbol High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current 1 ...
Page 6
Si8430/31/35 Table 3. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol 100 Mbps Supply Current (All inputs = 50 MHz square wave all outputs) ...
Page 7
Table 3. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol All Models Output Rise Time Output Fall Time Common Mode Transient Immunity 3 Enable to Data Valid 3 Enable ...
Page 8
Si8430/31/35 Table 4. Electrical Characteristics (V = 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current 1 Output ...
Page 9
Table 4. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8430Bx, Si8435Bx V ...
Page 10
Si8430/31/35 Table 4. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter All Models Output Rise Time Output Fall Time Common Mode Transient Immunity 3 Enable to Data Valid 3 Enable to ...
Page 11
Table 5. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter High Level Input Voltage Low Level Input Voltage High Level Output ...
Page 12
Si8430/31/35 Table 5. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter 10 Mbps Supply Current (All inputs = 5 MHz square ...
Page 13
Table 5. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter Si843xBx Maximum Data Rate Minimum Pulse Width Propagation Delay Pulse Width ...
Page 14
Si8430/31/35 Table 6. Regulatory Information* CSA The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873. 61010- 600 V reinforced insulation working voltage 600 V RMS 60950- 130 ...
Page 15
Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings Parameter Basic Isolation Group Installation Classification Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB* Parameter Maximum Working Insulation Voltage Input to Output Test Voltage Transient Overvoltage Pollution Degree (DIN VDE 0110, ...
Page 16
Si8430/31/35 Table 11. Thermal Characteristics Parameter Symbol IC Junction-to-Air Thermal JA Resistance 500 400 300 200 100 0 Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2 500 400 ...
Page 17
Functional Description 2.1. Theory of Operation The operation of an Si843x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and ...
Page 18
Si8430/31/35 2.2. Eye Diagram Figure 7 illustrates an eye-diagram taken on an Si8430. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an ...
Page 19
Device Operation Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an overview of the output states when the Enable pins are active. Table 12. Si84xx Logic Operation Table V EN VDDI ...
Page 20
Si8430/31/35 P/N 1,2 1,2 EN1 EN2 Si8430 — H Outputs B1, B2, B3 are enabled and follow input state. — L Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state. Si8431 H X Output A3 ...
Page 21
Layout Recommendations To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V (creepage/clearance component, such as a ...
Page 22
Si8430/31/35 2.5. Typical Performance Characteristics The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 3, 4, and 5 for actual specification limits ...
Page 23
Figure 13. Si84xx Time-Dependent Dielectric Breakdown Rev. 1.3 Si8430/31/35 23 ...
Page 24
... Power Supply Bypass Capacitors (Revision C and Revision D) When using the ISOpro isolators with power supplies > 4.5 V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a > 4.5 V supply). Although rise time is power supply dependent, > ...
Page 25
Pin Descriptions V DD1 GND1 RF A1 XMITR RF A2 XMITR RF A3 XMITR NC NC GND1 Si8430/35 Name SOIC-16 Pin DD1 GND1 EN1/NC 7 GND1 8 ...
Page 26
... Si8430BB-D-IS1 3 Si8431AB-D-IS1 2 Si8431BB-D-IS1 2 Si8435BB-D-IS1 3 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures. 2. Revision C devices are supported for existing designs, but Revision D is recommended for all new designs. ...
Page 27
... Si8430BB-C-IS1 3 Si8431AB-C-IS1 2 Si8431BB-C-IS1 2 Si8435BB-C-IS1 3 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures. 2. Revision C devices are supported for existing designs, but Revision D is recommended for all new designs. ...
Page 28
Si8430/31/35 6. Package Outline: 16-Pin Wide Body SOIC Figure 14 illustrates the package details for the Triple-Channel Digital Isolator. Table 16 lists the values for the dimensions shown in the illustration. Table 16. Package Diagram Dimensions 28 Figure 14. 16-Pin ...
Page 29
Land Pattern: 16-Pin Wide-Body SOIC Figure 15 illustrates the recommended land pattern details for the Si843x in a 16-pin wide-body SOIC. Table 17 lists the values for the dimensions shown in the illustration. Table 17. 16-Pin Wide Body SOIC ...
Page 30
Si8430/31/35 8. Package Outline: 16-Pin Narrow Body SOIC Figure 16 illustrates the package details for the Si84xx in a 16-pin narrow-body SOIC (SO-16). Table 18 lists the values for the dimensions shown in the illustration. Figure 16. 16-pin Small Outline ...
Page 31
Table 18. Package Diagram Dimensions (Continued) h θ aaa bbb ccc ddd Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid State ...
Page 32
Si8430/31/35 9. Land Pattern: 16-Pin Narrow Body SOIC Figure 17 illustrates the recommended land pattern details for the Si843x in a 16-pin narrow-body SOIC. Table 19 lists the values for the dimensions shown in the illustration. Figure 17. 16-Pin Narrow ...
Page 33
Top Marking: 16-Pin Wide Body SOIC Base Part Number Ordering Options Line 1 Marking: (See Ordering Guide for more information Year WW = Workweek Line 2 Marking: TTTTTT = Mfg Code Circle = 1.5 mm Diameter (Center-Justified) ...
Page 34
Si8430/31/35 11. Top Marking: 16-Pin Narrow Body SOIC Figure 19. 16-Pin Narrow Body SOIC Top Marking Table 21. 16-Pin Narrow Body SOIC Top Marking Table Line 1 Marking: Base Part Number Ordering Options (See Ordering Guide for more information). Line ...
Page 35
... OCUMENT HANGE IST Revision 0.32 to Revision 0.33 Rev 0.33 is the first revision of this document that applies to the new series of ultra low power isolators featuring pinout and functional compatibility with previous isolator products. Updated “1. Electrical Specifications”. Updated “5. Ordering Guide”. ...
Page 36
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...