HCPL-0708 Avago Technologies US Inc., HCPL-0708 Datasheet - Page 8

OPTOCOUPLER 15MBD 8-SOIC

HCPL-0708

Manufacturer Part Number
HCPL-0708
Description
OPTOCOUPLER 15MBD 8-SOIC
Manufacturer
Avago Technologies US Inc.
Datasheet

Specifications of HCPL-0708

Voltage - Isolation
3750Vrms
Number Of Channels
1, Unidirectional
Current - Output / Channel
2mA
Data Rate
15MBd
Propagation Delay High - Low @ If
35ns @ 12mA
Current - Dc Forward (if)
20mA
Input Type
DC
Output Type
Push-Pull, Totem-Pole
Mounting Type
Surface Mount
Package / Case
8-SOIC (0.154", 3.90mm Width)
No. Of Channels
1
Isolation Voltage
3.75kV
Optocoupler Output Type
Gate Drive
Input Current
16mA
Output Voltage
4.8V
Opto Case Style
SOIC
No. Of Pins
8
Propagation Delay Low-high
60ns
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HCPL-0708
Manufacturer:
AVAGO
Quantity:
9 380
Part Number:
HCPL-0708
Manufacturer:
AVAGO/安华高
Quantity:
20 000
Part Number:
HCPL-0708#500
Manufacturer:
AGILENT
Quantity:
4 495
Part Number:
HCPL-0708#500
Manufacturer:
SIEMENS
Quantity:
4 495
Part Number:
HCPL-0708-000E
Manufacturer:
AVAGO
Quantity:
40 000
Part Number:
HCPL-0708-500E
Manufacturer:
AVAGO
Quantity:
40 000
Part Number:
HCPL-0708-500E
Manufacturer:
AVAGO/安华高
Quantity:
20 000
Package Characteristics
All Typicals at T
Notes:

1. t
2. PWD is defined as |t
3. t
4. CM
5. CM
Parameter
Input-Output Insulation
Input-Output Momentary
Withstand Voltage
Input-Output Resistance
Input-Output Capacitance
signal. t
V
the recommended operating conditions.
PHL
PSK
O
signal.
H
L
is equal to the magnitude of the worst case difference in t
propagation delay is measured from the 50% level on the risiing edge of the input pulse to the 2.5 V level of the falling edge of the V
is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.
is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
PLH
propagation delay is measured from the 50% level on the falling edge of the input pulse to the 2.5 V level of the rising edge of the
A
= 25°C.
PHL
- t
PLH
|.
Symbol
I
V
R
C
I-O
ISO
I-O
I-O
Min.
3750
PHL
and/or t
Typ.
10
0.6
12
PLH
that will be seen between units at any given temperature within
Max.
1
Units
µA
Vrms
pF
Test Conditions
45% RH, t = 5 s
V
T
RH ≤ 50%, t = 1 min.,
T
V
f = 1 MHz, T
A
A
I-O
I-O
= 25°C
= 25°C
= 3 kV dc,
= 500 V dc
A
= 25°C
O

Related parts for HCPL-0708