HCPL-3760-000E Avago Technologies US Inc., HCPL-3760-000E Datasheet - Page 14

• Manufacturer Part Number: HCPL-3760-000E
• Description: OPTOCOUPLER AC/DC LOGIC 8-DIP
• Manufacturer: Avago Technologies US Inc.

Specifications of HCPL-3760-000E

• Output Type: Open Collector
• Package / Case: 8-DIP (0.300", 7.62mm)
• Voltage - Isolation: 3750Vrms
• Number Of Channels: 1, Unidirectional
• Current - Output / Channel: 30mA
• Propagation Delay High - Low @ If: 4.5µs
• Current - Dc Forward (if): 50mA
• Input Type: Logic
• Mounting Type: Through Hole
• Logic Gate Type: AC / DC to Logic Interface Optocouplers
• Configuration: 1 Channel
• Isolation Voltage: 3750 Vrms
• Maximum Propagation Delay Time: 40000 ns
• Maximum Forward Diode Voltage: 50 mA
• Maximum Forward Diode Current: 2.2 mA
• Maximum Continuous Output Current: 30 mA
• Maximum Power Dissipation: 305 mW
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• No. Of Channels: 1
• Optocoupler Output Type: Photodarlington
• Input Current: 1.8mA
• Output Voltage: 20V
• Opto Case Style: DIP
• No. Of Pins: 8
• Common Mode Ratio: 4000
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 516-1677-5

Figure 13. External threshold voltage level selection.
Electrical Considerations
The HCPL-0370/3700/3760 optocoup lers have internal
temperature compen sated, predictable volt age and cur-
rent threshold points which allow selection of an exter-
nal resistor, R
voltage levels. For a desired external threshold voltage,
V
from Figure 12. Specific calculation of R
from Equation (1). Specification of both V
threshold levels simul taneously can be obtained by the
use of R
Equations (2) and (3).
R
limiting input current during a transient condition.
For monitoring con tacts of a relay or switch, the HCPL-
0370/3700/3760 in combina tion with R
used to allow a specific current to be conducted through
the contacts for clean ing purposes (wetting current).
The choice of which input voltage clamp level to choose
depends upon the application of this device (see Figure
1). It is recom mended that the low clamp condition be
used when possible.
The low clamp condition in conjunction with the low
input current feature will ensure extremely low input
power dissipation.
In applications where dV
(such as static discharge), a series resis tor, R
be con nected in series with V
detector IC from destruc tively high surge currents. See
Note 13 for deter mination of R
mended that a ceramic disc by pass capacitor of 0.01 µF
be placed between Pins 8 and 5 to reduce the effect of
power supply noise.
For product information and a complete list of distributors, please go to our website:
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries.
Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. Obsoletes AV01-0542EN
AV02-2107EN - September 2, 2009
±
X
, a corre sponding typical value of R
can provide over-current transient protection by
X
and R
X
P
, to determine larger external threshold
as shown in Figure 13 and determined by
CM
/dt may be extremely large
CC
CC
and Pin 8 to pro tect the
. In addi tion, it is recom-
X
X
can be ob tained
can be obtained
X
+
and R
and V
CC
-
P
, should
voltage
can be
www.avagotech.com
For interfacing ac signals to TTL systems, output low
pass filtering can be performed with a pullup resistor of
1.5 kW and 20 µF capacitor. This application requires a
Schmitt trigger gate to avoid slow rise time chatter prob-
lems. For ac input applica tions, a filter capacitor can be
placed across the dc input terminals for either signal or
transient filtering.
Either ac (Pins 1, 4) or dc (Pins 2, 3) input can be used to
determine external threshold levels.
For one specifically selected external threshold voltage
level V
For two specifically selected external threshold voltage
levels, V
tion via equations (2), (3) provided the following condi-
tions are met. If the denominator of equation (2) is posi-
tive, then
Conversely, if the denominator of
equation (2) is negative, then
R
R
V
V
V
V
P
X
+
+
-
-
=
=
≥
≤
+
R
I
TH+
or V
+
X
V
V
V
V
I
and V
TH+
=
TH+
TH+
V
V
(V
TH-
TH-
TH-
TH-
-
, R
-
(V
-V
(V
(V
and
and
X
V
TH-
TH-
-
, the use of R
can be determined without use of R
+
+
+
(-)
) - I
)+I
I
) - V
) - V
- V
TH+
TH-
TH+
(-)
TH-
V
V
TH+
TH+
V
V
(V
+
+
(-)
-
-
(V
- V
- V
- V
- V
(V
(V
TH+
TH+
TH+
TH-
TH+
TH-
-
-
)
)
-V
(1)
)
X
+
and R
)
<
>
(2)
(3)
I
I
I
I
TH+
TH+
TH-
TH-
P
will permit this selec-
P
via