XCCACE128-I Xilinx Inc, XCCACE128-I Datasheet - Page 18
XCCACE128-I
Manufacturer Part Number
XCCACE128-I
Description
IC 128MBIT ACE FLASH CARD
Manufacturer
Xilinx Inc
Datasheet
1.XCCACE-TQG144I.pdf
(69 pages)
Specifications of XCCACE128-I
Memory Size
128Mb
Memory Type
FLASH
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
System ACE CompactFlash Solution
Data Buffer Write Cycle Ready Timing
When the data buffer is in write mode and the last available
space for a data word has been filled, the data buffer ready
signal will go inactive (MPBRDY = LOW) two clock cycles
following the last clock cycle that the write enable is active
18
CYCLE
CLK
MPA
MPD
MPCE
MPWE
MPOE
MPBRDY
Figure 14: Valid and Invalid Writes to DATABUFREG Data Buffer
60ns
Cycle 0
DATABUFREG ADDRESS
80ns
tSOE
tSCE
tSA
Cycle 1
100ns
VALID DATA
tSWE
tSD
www.xilinx.com
120ns
tH
tH
tH
Cycle 2
tSWE
(MPWE = LOW). Any attempt to write data to a “full” data
buffer (MPWE = LOW while MPBRDY = LOW) does not
result in a successful write to the buffer. Valid and invalid
data buffer writes are shown in
DATABUFREG ADDRESS
140ns
tSA
tBRDY
tH
INVALID DATA
Cycle 3
160ns
tSWE
tSD
180ns
tH
tH
tH
tH
tH
Cycle 4
tSWE
Figure
200ns
DS080 (v2.0) October 1, 2008
DS080_19_020101
Product Specification
14.
Cycle 5
tH
220
R