MT4VDDT3264AY-40BF1 Micron Technology Inc, MT4VDDT3264AY-40BF1 Datasheet
![MODULE DDR 256MB 184-UDIMM](/photos/7/83/78346/mt4vddt3264ay-40bf1_sml.jpg)
MT4VDDT3264AY-40BF1
Specifications of MT4VDDT3264AY-40BF1
Related parts for MT4VDDT3264AY-40BF1
MT4VDDT3264AY-40BF1 Summary of contents
Page 1
... RCD and RP for -335 modules show 18ns to align with industry specifications; Micron Technology, Inc., reserves the right to change products or specifications without notice. 1 Features 184-Pin UDIMM (MO-206) Marking 1 ≤ +70°C) None A ≤ +85°C) ...
Page 2
... Data sheets for the base devices can be found on Micron’s Web site. 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT4VDDT3264AY-335F1. PDF: 09005aef8085081a/Source: 09005aef806e129d DD4C16_32x64A.fm - Rev. E 11/08 EN ...
Page 3
Pin Assignments and Descriptions Table 5: Pin Assignments 184-Pin DDR UDIMM Front Pin Symbol Pin Symbol Pin Symbol Pin Symbol 1 Vref 24 DQ17 47 2 DQ0 25 DQS2 48 3 Vss 26 Vss 49 4 DQ1 ...
Page 4
Table 6: Pin Descriptions Symbol A0–A12 BA0, BA1 CK1, CK1#, CK2, CK2# CKE0 DM0–DM7 RAS#, CAS#, WE# S0# SA0–SA2 SCL DQ0–DQ63 DQS0–DQS7 SDA Vdd/Vddq VddSPD Vref Vss NC NF PDF: 09005aef8085081a/Source: 09005aef806e129d DD4C16_32x64A.fm - Rev. E 11/08 EN 128MB, 256MB ...
Page 5
Functional Block Diagram Figure 2: Functional Block Diagram S0# DQS0 DM0 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQS1 DM1 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQS2 DM2 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQS3 ...
Page 6
... READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. ...
Page 7
Electrical Specifications Stresses greater than those listed in Table 7 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated on the ...
Page 8
... Design Considerations Simulations Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system’s memory bus to ensure adequate signal integrity of the entire memory system ...
Page 9
Idd Specifications Table 9: Idd Specifications and Conditions – 128MB (Die Revision K) Values are for the MT46V16M16 DDR SDRAM only and are computed from values specified in the 256Mb (16 Meg x 16) component data sheet Parameter/Condition Operating one ...
Page 10
Table 10: Idd Specifications and Conditions – 128MB (All Other Die Revisions) Values are for the MT46V16M16 DDR SDRAM only and are computed from values specified in the 256Mb (16 Meg x 16) component data sheet Parameter/Condition Operating one device ...
Page 11
Table 11: Idd Specifications and Conditions – 256MB Values are for the MT46V16M16 DDR SDRAM only and are computed from values specified in the 512Mb (32 Meg x 16) component data sheet Parameter/Condition Operating one device bank active-precharge current: t ...
Page 12
Serial Presence-Detect Table 12: Serial Presence-Detect EEPROM DC Operating Conditions Parameter/Condition Supply voltage Input high voltage: Logic 1; All inputs Input low voltage: Logic 0; All inputs Output low voltage: Iout = 3mA Input leakage current: Vin = GND to ...
Page 13
Module Dimensions Figure 3: 184-Pin DDR UDIMM 2.0 (0.079 (4X) 2.5 (0.098) D (2X) 2.3 (0.091) TYP 2.2 (0.087) Pin 1 TYP 1.27 (0.05) 1.0 (0.039) TYP Pin 184 49.53 (1.95) Notes: 1. All dimensions are in millimeters ...