MT9VDDT6472HG-40BD2 Micron Technology Inc, MT9VDDT6472HG-40BD2 Datasheet - Page 12
![MODULE DDR SDRAM 512MB 200SODIMM](/photos/7/83/78349/mfg_mt_sodimm_series_sml.jpg)
MT9VDDT6472HG-40BD2
Manufacturer Part Number
MT9VDDT6472HG-40BD2
Description
MODULE DDR SDRAM 512MB 200SODIMM
Manufacturer
Micron Technology Inc
Datasheet
1.MT9VDDT3272HG-335G2.pdf
(15 pages)
Specifications of MT9VDDT6472HG-40BD2
Memory Type
DDR SDRAM
Memory Size
512MB
Speed
200MHz
Package / Case
200-SODIMM
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
557-1140
Table 12:
PDF: 09005aef80804052/Source: 09005aef806e057b
DD9C16_32_64x72H.fm - Rev. E 1/08 EN
Parameter/Condition
Operating one bank active-precharge current:
t
changing once per clock cycle; Address and control inputs
changing once every two clock cycles
Operating one bank active-read-precharge current:
BL = 4;
and control inputs changing once per clock cycle
Precharge power-down standby current: All device banks
idle; Power-down mode;
Idle standby current: CS# = HIGH; All device banks idle;
t
changing once per clock cycle; V
Active power-down standby current: One device bank
active; Power-down mode;
Active standby current: CS# = HIGH; CKE = HIGH; One
device bank active;
DM, and DQS inputs changing twice per clock cycle; Address
and other control inputs changing once per clock cycle
Operating burst read current: BL = 2; Continuous burst
reads; One device bank active; Address and control inputs
changing once per clock cycle;
Operating burst write current: BL = 2; Continuous burst
writes; One device bank active; Address and control inputs
changing once per clock cycle;
DQS inputs changing twice per clock cycle
Auto refresh current
Self refresh current: CKE ≤ 0.2V
Operating bank interleave read current: Four device bank
interleaving reads (BL = 4) with auto precharge;
(MIN);
only during active READ or WRITE commands
RC =
CK =
t
t
RC (MIN);
CK (MIN); CKE = HIGH; Address and other control inputs
t
t
CK =
RC =
t
t
CK (MIN); Address and control inputs change
I
Values are shown for MT46V64M8 DDR SDRAM only and are computed from values specified in the
512Mb (64 Meg x 8) component data sheet
RC (MIN);
DD
t
CK =
Specifications and Conditions – 512MB
t
RC =
t
CK (MIN); DQ, DM, and DQS inputs
t
CK =
t
t
CK =
RAS (MAX);
t
CK =
128MB, 256MB, 512MB (x72, ECC, SR) 200-Pin DDR SDRAM SODIMM
t
CK (MIN); I
t
t
t
IN
CK =
CK =
CK (MIN); CKE = LOW
t
= V
CK (MIN); CKE = LOW
REF
t
t
CK (MIN); I
CK (MIN); DQ, DM, and
t
CK =
for DQ, DM, and DQS
OUT
t
t
(MIN)
t
CK (MIN); DQ,
REFC =
REFC = 7.8125µs
= 0mA; Address
OUT
t
RC =
t
= 0mA
RFC
t
RC
12
Symbol
I
I
I
I
I
I
I
DD
DD
DD
DD
I
I
DD
DD
DD
I
I
I
DD
DD
DD
DD
DD
4W
3N
5A
Micron Technology, Inc., reserves the right to change products or specifications without notice.
4R
2P
2F
3P
0
1
5
6
7
1,395
1,665
1,710
1,775
3,105
4,050
-40B
495
405
540
45
99
45
Electrical Specifications
1,170
1,440
1,485
1,575
2,610
3,645
-335
405
315
450
45
90
45
©2004 Micron Technology, Inc. All rights reserved
-26A/
1,035
1,305
1,305
1,215
2,520
3,150
-265
360
270
405
45
90
45
Units
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA