MT8VDDT1664AG-335DB Micron Technology Inc, MT8VDDT1664AG-335DB Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT8VDDT1664AG-335DB
Manufacturer Part Number
MT8VDDT1664AG-335DB
Description
MODULE SDRAM DDR 128MB 184DIMM
Manufacturer
Micron Technology Inc
Datasheet
1.MT8VDDT3264AG-335G6.pdf
(30 pages)
Specifications of MT8VDDT1664AG-335DB
Memory Type
DDR SDRAM
Memory Size
128MB
Speed
333MT/s
Package / Case
184-DIMM
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Table 12: I
DDR SDRAM components only
Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–22; 0°C ≤ T
pdf: 09005aef80867ab3, source: 09005aef80867a99
DD8C16_32_64x64AG.fm - Rev. G 9/04 EN
OPERATING CURRENT: One device bank; Active-Precharge;
(MIN);
clock cycle; Address and control inputs changing once every two
clock cycles
OPERATING CURRENT: One device bank; Active-Read-Pre-charge;
Burst = 2;
control inputs changing once per clock cycle
PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks
idle; Power-down mode;
IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle;
t
changing once per clock cycle. V
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active;
Power-down mode;
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank;
Active-Precharge;
inputs changing twice per clock cycle; Address and other control inputs
changing once per clock cycle
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One device
bank active; Address and control inputs changing once per clock
cycle;
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One
device bank active; Address and control inputs changing once per
clock cycle;
per clock cycle
AUTO REFRESH CURRENT
SELF REFRESH CURRENT: CKE ≤ 0.2V
OPERATING CURRENT: Four device bank interleaving READs (BL= 4)
with auto precharge,
Address and control inputs change only during Active, READ, or
WRITE commands
CK =
t
t
CK (MIN); CKE = HIGH; Address and other control inputs
CK =
t
CK =
t
RC =
t
t
CK =
CK (MIN); I
t
CK (MIN); DQ, DM, and DQS inputs changing once per
t
DD
RC (MIN);
t
t
RC =
CK (MIN); DQ, DM, and DQS inputs changing twice
t
Specifications and Conditions – 128MB
CK =
t
PARAMETER/CONDITION
RC = minimum
t
RAS (MAX);
OUT
t
CK =
t
t
CK (MIN); CKE = LOW
CK =
= 0mA
t
CK (MIN); CKE = LOW
IN
t
CK (MIN); I
= V
t
CK =
t
REF
RC allowed;
t
CK (MIN); DQ, DM, and DQS
for DQ, DQS, and DM
OUT
= 0mA; Address and
t
t
t
REFC =
REFC = 15.625µs
CK =
t
CK (MIN);
t
RFC (MIN)
t
RC =
14
A
≤ +70°C; V
128MB, 256MB, 512MB (x64, SR)
t
RC
Micron Technology, Inc., reserves the right to change products or specifications without notice.
184-PIN DDR SDRAM UDIMM
I
I
I
SYM
I
I
I
I
DD 4 W
DD 3 N
DD 5 A
I
I
DD 2 P
DD 3 P
DD 4 R
I
I
I
DD 2 F
DD 0
DD 1
DD 5
DD 6
DD 7
DD
= V
DD
1,000
1,080
1,120
1,120
2,120
2,840
-335
360
200
400
24
40
24
Q = +2.5V ±0.2V
MAX
1,040
1,000
1,760
2,640
-262
880
960
360
200
400
24
40
24
-26A/
1,000
1,760
2,600
-265
840
960
320
160
360
960
24
40
16
©2004 Micron Technology. Inc.
UNITS NOTES
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
21, 28,
21, 28,
20, 42
20, 42
20, 41
20, 42
20, 44
24, 44
20, 43
44
45
44
20
9