HYS64T64020HDL-3S-B Qimonda, HYS64T64020HDL-3S-B Datasheet - Page 17
![MODULE DDR2 512MB 200-SODIMM](/photos/7/83/78394/hys64t64020hdl-3s-b_boardback_sml.jpg)
HYS64T64020HDL-3S-B
Manufacturer Part Number
HYS64T64020HDL-3S-B
Description
MODULE DDR2 512MB 200-SODIMM
Manufacturer
Qimonda
Datasheet
1.HYS64T128021HDL-3S-B.pdf
(69 pages)
Specifications of HYS64T64020HDL-3S-B
Memory Type
DDR2 SDRAM
Memory Size
512MB
Speed
333MHz
Package / Case
200-SODIMM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
675-1025
1) For details and notes see the relevant Qimonda component data sheet
2)
3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down
4) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew
Rev. 1.12, 2007-10
03292006-5LTN-QML0
Parameter
DQS/DQS low-impedance time from
CK / CK
MRS command to ODT update delay
Mode register set command cycle
time
OCD drive mode output delay
DQ/DQS output hold time from DQS
DQ hold skew factor
Average periodic refresh Interval
Auto-Refresh to Active/Auto-Refresh
command period
Precharge-All (4 banks) command
period
Read preamble
Read postamble
Active to active command period for
1KB page size products
Active to active command period for
2KB page size products
Internal Read to Precharge command
delay
Write preamble
Write postamble
Write recovery time
Internal write to read command delay
Exit power down to read command
Exit active power-down mode to read
command (slow exit, lower power)
Exit precharge power-down to any
valid command (other than NOP or
Deselect)
Exit self-refresh to a non-read
command
Exit self-refresh to read command
Write command to DQS associated
clock edges
V
and then restarted through the specified initialization sequence before normal operation can continue.
Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
DDQ
= 1.8 V ± 0.1V;
V
DD
= 1.8 V ± 0.1 V.
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
WL
LZ.DQS
MOD
MRD
OIT
QH
QHS
REFI
RFC
RP
RPRE
RPST
RRD
RRD
RTP
WPRE
WPST
WR
WTR
XARD
XARDS
XP
XSNR
XSRD
DDR2–800
t
0
2
0
t
—
—
—
105
t
0.9
0.4
7.5
10
7.5
0.35
0.4
15
7.5
2
8 – AL
2
t
200
RL – 1
Min.
AC.MIN
HP
RP
RFC
–
+10
t
QHS
17
—
—
—
—
Max.
t
12
—
12
—
300
7.8
3.9
—
—
1.1
0.6
—
0.6
—
—
—
—
—
—
AC.MAX
HYS64T[32/64/128]xxxHDL-[25F/2.5/3/3S/3.7/5]-B
DDR2–667
t
0
2
0
t
—
—
—
105
t
0.9
0.4
7.5
10
7.5
0.35
0.4
15
7.5
2
7 – AL
2
t
200
RL–1
Min.
AC.MIN
HP
RP
RFC
–
+10
t
QHS
SO-DIMM DDR2 SDRAM Module
Max.
t
12
—
12
—
340
7.8
3.9
—
—
1.1
0.6
—
—
—
—
0.6
—
—
—
—
—
—
—
AC.MAX
Internet Data Sheet
Unit
ps
ns
nCK
ns
ps
ps
µs
µs
ns
ns
t
t
ns
ns
ns
t
t
ns
ns
nCK
nCK
nCK
ns
nCK
nCK
CK.AVG
CK.AVG
CK.AVG
CK.AVG
Note
)6)7)8)
9)22)
35)
35)
26)
27)
28)29)
28)30)
31)
32)33)
32)34)
35)
35)
35)
35)
35)36)
35)
2)3)5