DM-COP8/28D National Semiconductor, DM-COP8/28D Datasheet - Page 72

no-image

DM-COP8/28D

Manufacturer Part Number
DM-COP8/28D
Description
CABLE FOR DEBUG MODULE 28-DIP
Manufacturer
National Semiconductor
Datasheet

Specifications of DM-COP8/28D

Accessory Type
28-DIP Target Cable
For Use With/related Products
MetaLink Debug Module
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
*DM-COP8/28D
All interrupts force a branch to location 00FF Hex in program memory. The VIS
instruction may be used to vector to the appropriate service routine from location 00FF
Hex.
The Software trap has the highest priority while the default VIS has the lowest priority.
Each of the six maskable inputs has a fixed arbitration ranking and vector.
Figure 2-22 shows the Interrupt block diagram.
SOFTWARE TRAP
PENDING FLAG
TIMER T1
EXTERNAL
MULTI-INPUT WAKE UP
INTERRUPT
MICROWIRE/PLUS
FUTURE PERIPHERAL
IDLE TIMER
INTERRUPT ENABLE
GIE
Figure 2-22 Interrupt Block Diagram
2.13.2 Maskable Interrupts
All interrupts other than the Software Trap are maskable. Each maskable interrupt has
an associated enable bit and pending flag bit. The pending bit is set to 1 when the
interrupt condition occurs. The state of the interrupt enable bit, combined with the GIE
bit determines whether an active pending flag actually triggers an interrupt. All of the
maskable interrupt pending and enable bits are contained in mapped control registers,
and thus can be controlled by the software.
2-34
COP8SAx7 MICROCONTROLLER

Related parts for DM-COP8/28D