STEVAL-PCC010V1 STMicroelectronics, STEVAL-PCC010V1 Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STEVAL-PCC010V1
Manufacturer Part Number
STEVAL-PCC010V1
Description
BOARD EVAL FOR ST802RT1
Manufacturer
STMicroelectronics
Datasheets
1.ST802RT1AFR.pdf
(58 pages)
2.STEVAL-PCC010V1.pdf
(37 pages)
3.STEVAL-PCC010V1.pdf
(9 pages)
Specifications of STEVAL-PCC010V1
Main Purpose
Interface, Ethernet Controller (PHY and MAC)
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
ST802RT1
Primary Attributes
1 Port, 100BASE-TX/10BASE-T
Secondary Attributes
MII, RMII
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-10360
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STEVAL-PCC010V1
Manufacturer:
STMicroelectronics
Quantity:
3
Registers and descriptors description
20/58
be cleared by writing a “0” to bit 10 of the control register, or by resetting the chip. When this
bit is read, it returns a “1” when the chip is in isolate mode; otherwise it returns a “0”.
Restart auto-negotiation: Bit 9 of the control register is a self-clearing bit that allows the
auto-negotiation process to be restarted, regardless of the current status of the auto-
negotiation state machine. In order for this bit to have an effect, auto-negotiation must be
enabled. Writing a “1” to this bit restarts the auto-negotiation, while writing a “0” to this bit
has no effect. Since the bit is self-clearing after only a few cycles, it always returns a “0”
when read.
Full-duplex: By default, the ST802RT1x powers up in half-duplex mode. The chip can be
forced into full-duplex mode by writing a “1” to bit 8 of the control register while auto-
negotiation is disabled. Half-duplex mode can be resumed by writing a “0” to bit 8 of the
control register, or by resetting the chip.
Collision test: The COL pin may be tested during loop-back by activating the collision test
mode. While in this mode, asserting TXEN causes the COL output to go high within 512 bit
times. De-asserting TXEN causes the COL output to go low within 4 bit times. Writing a “1”
to bit 7 of the control register enables the collision test mode. Writing a “0” to this bit or
resetting the chip disables the collision test mode. When this bit is read, it returns a “1” when
the collision test mode has been enabled; otherwise it returns a “0”. This bit should only be
set while in loop-back test mode.
Reserved bits: Write ignored, read as 0.
Doc ID 17049 Rev 1
ST802RT1A, ST802RT1B