KSZ8041FTL-EVAL Micrel Inc, KSZ8041FTL-EVAL Datasheet
KSZ8041FTL-EVAL
Specifications of KSZ8041FTL-EVAL
KSZ8041FTL-EVAL
Available stocks
Related parts for KSZ8041FTL-EVAL
KSZ8041FTL-EVAL Summary of contents
Page 1
... Physical Layer Transceiver Data Sheet Rev. 1.2 performance and is an ideal choice of physical layer transceiver for 10Base-T/100Base-TX applications. The KSZ8041FTL has all the identical rich features of the KSZ8041TL plus 100Base-FX support for fiber and media converter applications. The KSZ8041MLL is the basic 10Base-T/100Base-TX Physical Layer Transceiver version with MII support ...
Page 2
... Robust operation over standard cables x LinkMD ® TDR-based cable diagnostics for identification of faulty copper cabling x Fiber support: 100Base-FX (KSZ8041FTL only), x Back-to-Back mode support for 100Mbps repeater or media converter x MII interface support x RMII interface support with external 50MHz system clock (KSZ8041TL/FTL only) x SMII interface support with external 125MHz system clock and 12 ...
Page 3
Micrel, Inc. Revision History Revision Date Summary of Changes 1.0 12/21/06 Data sheet created. 1.1 4/27/07 Added maximum MDC clock speed. Added 40K +/-30% to note 1 of Pin Description and Strapping Options tables for internal pull-ups/pull- downs. Changed Model ...
Page 4
... Functional Diagram............................................................................................................................................................... 1 Features ................................................................................................................................................................................. 2 Applications........................................................................................................................................................................... 2 Ordering Information ............................................................................................................................................................ 2 Revision History.................................................................................................................................................................... 3 List of Figures........................................................................................................................................................................ 6 List of Tables ......................................................................................................................................................................... 7 Pin Configuration – KSZ8041TL .......................................................................................................................................... 8 Pin Configuration – KSZ8041FTL ........................................................................................................................................ 9 Pin Description- KSZ8041TL/FTL ...................................................................................................................................... 10 Strapping Options- KSZ8041TL/FTL ................................................................................................................................. 15 Pin Configuration –KSZ8041MLL ...................................................................................................................................... 17 Pin Description– KSZ8041MLL .......................................................................................................................................... 18 Strapping Options – KSZ8041MLL .................................................................................................................................... 21 Functional Description ....................................................................................................................................................... 22 100Base-TX Transmit....................................................................................................................................................... 22 100Base-TX Receive ...
Page 5
... Usage ........................................................................................................................................................................... 34 Power Management.......................................................................................................................................................... 34 Power Saving Mode.................................................................................................................................................... 34 Power Down Mode...................................................................................................................................................... 34 Reference Clock Connection Options .............................................................................................................................. 35 Reference Circuit for Power and Ground Connections .................................................................................................... 36 100Base-FX Fiber Operation (KSZ8041FTL only) ........................................................................................................... 37 Fiber Signal Detect ..................................................................................................................................................... 37 Far-End Fault............................................................................................................................................................... 37 Back-to-Back Media Converter......................................................................................................................................... 38 MII Back-to-Back Mode .............................................................................................................................................. 38 RMII Back-to-Back Mode (KSZ8041TL/FTL only) .................................................................................................... 39 Register Map ...
Page 6
... Figure 7. 50MHz Oscillator Reference Clock for RMII Mode............................................................................................... 35 Figure 8. 125MHz Oscillator Reference Clock for SMII Mode ............................................................................................. 35 Figure 9. KSZ8041TL/FTL/MLL Power and Ground Connections....................................................................................... 36 Figure 10. KSZ8041TL/MLL and KSZ8041FTL Back-to-Back Media Converter................................................................. 38 Figure 11. MII SQE Timing (10Base-T) ............................................................................................................................... 50 Figure 12. MII Transmit Timing (10Base-T) ......................................................................................................................... 51 Figure 13. MII Receive Timing (10Base-T) .......................................................................................................................... 52 Figure 14 ...
Page 7
Micrel, Inc. List of Tables Table 1. MII Management Frame Format ............................................................................................................................ 25 Table 2. MII Signal Definition ............................................................................................................................................... 26 Table 3. RMII Signal Description.......................................................................................................................................... 28 Table 4. SMII Signal Description.......................................................................................................................................... 29 Table 5. SMII TX Bit Description .......................................................................................................................................... 30 ...
Page 8
Micrel, Inc. Pin Configuration – KSZ8041TL GND 2 GND 3 GND 4 VDDA_1.8 5 VDDA_1.8 6 V1.8_OUT 7 VDDA_3.3 8 VDDA_3.3 9 RX- 10 RX+ 11 TX December 2009 ...
Page 9
... Micrel, Inc. Pin Configuration – KSZ8041FTL GND 2 GND 3 GND 4 VDDA_1.8 5 VDDA_1.8 6 V1.8_OUT 7 VDDA_3.3 8 VDDA_3.3 9 RX- 10 RX+ 11 TX December 2009 KSZ8041FTL 48-Pin TQFP 9 KSZ8041TL/FTL/MLL TXD1 / TXD[1] / SYNC TXD0 / TXD[ TXEN / TX_EN TXC INTRP VDD_1.8 GND RXER / RX_ER / ISO RXC RXDV / CRSDV / CONFIG2 VDDIO_3 ...
Page 10
Micrel, Inc. Pin Description- KSZ8041TL/FTL Pin Number Pin Name 1 GND 2 GND 3 GND 4 VDDA_1.8 5 VDDA_1.8 6 V1.8_OUT 7 VDDA_3.3 8 VDDA_3.3 9 RX- 10 RX+ 11 TX- 12 TX+ 13 GND ...
Page 11
Micrel, Inc. Pin Number Pin Name 23 RXD0 / RXD[ DUPLEX 24 GND 25 VDDIO_3.3 26 VDDIO_3.3 27 RXDV / CRSDV / CONFIG2 28 RXC 29 RXER / RX_ER / ISO 30 GND 31 VDD_1.8 32 INTRP 33 ...
Page 12
... Micrel, Inc. Pin Number Pin Name 42 LED0 / (KSZ8041TL) NWAYEN 42 LED0 / (KSZ8041FTL) NWAYEN December 2009 (1) Pin Function Type Ipu/O LED Output: Programmable LED0 Output / Config. Mode: Latched as Auto-Negotiation Enable (register 0h, bit 12) during power-up / reset. See “Strapping Options” section for details. The LED0 pin is programmable via register 1Eh bits [15:14], and is defined as follows ...
Page 13
... Micrel, Inc. Pin Number Pin Name 43 LED1 / (KSZ8041TL) SPEED 43 LED1 / (KSZ8041FTL) SPEED / no FEF December 2009 (1) Pin Function Type Ipu/O LED Output: Programmable LED1 Output / Config. Mode: Latched as SPEED (register 0h, bit 13) during power-up / reset. See “Strapping Options” section for details. The LED1 pin is programmable via register 1Eh bits [15:14], and is defined as follows ...
Page 14
... Micrel, Inc. Pin Number Pin Name 47 RST (KSZ8041TL) 48 FXSD / (KSZ8041FTL) FXEN Notes Power supply. Gnd = Ground Input Output. I/O = Bi-directional. Ipd = Input with internal pull-down (40K +/-30%). Ipu = Input with internal pull-up (40K +/-30%). Opu = Output with internal pull-up (40K +/-30%). Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise. ...
Page 15
... CONFIG2 41 CONFIG1 40 CONFIG0 29 ISO 43 SPEED (KSZ8041TL) 43 SPEED / (KSZ8041FTL) no FEF December 2009 (1) Pin Function Ipd/O The PHY Address is latched at power-up / reset and is configurable to any value from Ipd/O The default PHY Address is 00001. Ipu/O PHY Address bits [4:3] are always set to ‘00’. ...
Page 16
... NWAYEN (KSZ8041TL) 42 NWAYEN (KSZ8041FTL) Note: 1. Ipu/O = Input with internal pull-up (40K +/-30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K +/-30%) during power-up/reset; output pin otherwise. Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap-in pins on the MII/RMII/SMII signals to be latched high ...
Page 17
Micrel, Inc. Pin Configuration –KSZ8041MLL 1 GND 2 GND 3 GND 4 VDDA_1.8 5 VDDA_1.8 6 V1.8_OUT 7 VDDA_3.3 8 VDDA_3.3 9 RX- 10 RX+ 11 TX- 12 TX+ December 2009 KSZ8041MLL 13 ...
Page 18
Micrel, Inc. Pin Description– KSZ8041MLL Pin Number Pin Name 1 GND 2 GND 3 GND 4 VDDA_1.8 5 VDDA_1.8 6 V1.8_OUT 7 VDDA_3.3 8 VDDA_3.3 9 RX- 10 RX+ 11 TX- 12 TX+ 13 GND ...
Page 19
Micrel, Inc. Pin Number Pin Name 27 RXDV / CONFIG2 28 RXC 29 RXER / ISO 30 GND 31 VDD_1.8 32 INTRP 33 TXC 34 TXEN 35 TXD0 36 TXD1 37 GND 38 TXD2 39 TXD3 40 COL / CONFIG0 ...
Page 20
Micrel, Inc. Pin Number Pin Name 43 LED1 / SPEED RST Notes Power supply. Gnd = Ground Input Output. I/O = Bi-directional. Ipd = ...
Page 21
Micrel, Inc. Strapping Options – KSZ8041MLL Pin Number Pin Name Type 22 PHYAD2 21 PHYAD1 20 PHYAD0 27 CONFIG2 41 CONFIG1 40 CONFIG0 29 ISO 43 SPEED 23 DUPLEX 42 NWAYEN Note: 1. Ipu/O = Input with internal pull-up (40K ...
Page 22
... Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the design more efficient and allow for lower power consumption and smaller chip die size. The KSZ8041FTL has all the identical rich features of the KSZ8041TL plus 100Base-FX fiber support. The KSZ8041MLL is the basic 10Base-T/100Base-TX copper version with MII support. ...
Page 23
Micrel, Inc. 10Base-T Receive On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ ...
Page 24
Micrel, Inc. Start Auto Negotiation Force Link Setting Yes Bypass Auto Negotiation and Set Link Mode December 2009 N Parallel Operation o Attempt Auto Listen for 100BASE-TX Negotiation Idles Join Flow Link Mode Set ? Yes Link Mode Set Figure ...
Page 25
Micrel, Inc. MII Management (MIIM) Interface The KSZ8041TL/FTL/MLL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KSZ8041TL/FTL/MLL. ...
Page 26
Micrel, Inc. MII Signal Definition The following table describes the MII signals. Refer to Clause 22 of the IEEE 802.3 Specification for detailed information. Direction MII (with respect to PHY, Signal Name KSZ8041TL/FTL/MLL signal) TXC Output TXEN Input TXD[3:0] Input ...
Page 27
Micrel, Inc. Receive Data Valid (RXDV) RXDV is driven by the PHY to indicate that the PHY is presenting recovered and decoded nibbles on RXD[3:0 10Mbps mode, RXDV is asserted with the first nibble of the SFD (Start ...
Page 28
Micrel, Inc. RMII Signal Definition (KSZ8041TL/FTL only) The following table describes the RMII signals. Refer to RMII Specification for detailed information. Direction RMII (with respect to PHY, Signal Name KSZ8041TL/FTL signal) REF_CLK Input TX_EN Input TXD[1:0] Input CRS_DV Output RXD[1:0] ...
Page 29
Micrel, Inc. Collision Detection The MAC regenerates the COL signal of the MII from TX_EN and CRS_DV. Serial MII (SMII) Data Interface (KSZ8041TL/FTL only) The Serial Media Independent Interface (SMII) is the lowest pin count Media Independent Interface (MII). It ...
Page 30
Micrel, Inc. The following figure and table shows the transmit data/control format for each segment: CLOCK SYNC TX TX_ER TX_EN SMII TX Bit TX_ER TX_EN TXD[0:7] TX_ER TX_EN TXD0 X 0 Use to force an error in a direct MAC-to- ...
Page 31
Micrel, Inc. The following figure and table shows the receive data/control format for each segment: CLOCK SYNC RX CRS RX_DV SMII RX Bit CRS RX_DV RXD[0:7] CRS RX_DV RXD0 RX_ER X 0 from pervious frame X 1 One Data Byte ...
Page 32
Micrel, Inc. HP Auto MDI/MDI-X HP Auto MDI/MDI-X configuration eliminates the confusion of whether to use a straight cable or a crossover cable between the KSZ8041TL/FTL/MLL and its link partner. This feature allows the KSZ8041TL/FTL/MLL to use either type of ...
Page 33
Micrel, Inc. Crossover Cable A crossover cable connects a MDI device to another MDI device MDI-X device to another MDI-X device. The following diagram depicts a typical crossover cable connection between two switches or hubs (two MDI-X devices). ...
Page 34
Micrel, Inc. ® LinkMD Cable Diagnostics ® The LinkMD feature utilizes time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems, such as open circuits, short circuits and impedance mismatches. ® LinkMD works by sending a pulse ...
Page 35
Micrel, Inc. Reference Clock Connection Options A crystal or clock source, such as an oscillator, is used to provide the reference clock for the KSZ8041TL/FTL/MLL. The following figure illustrates how to connect the 25MHz crystal and oscillator reference clock for ...
Page 36
Micrel, Inc. Reference Circuit for Power and Ground Connections The KSZ8041TL/FTL/MLL is a single 3.3V supply device with a built-in 1.8V low noise regulator. The power and ground connections are shown in the following figure and table. Figure 9. KSZ8041TL/FTL/MLL ...
Page 37
... A Far-End Fault (FEF) occurs when the signal detection is logically false on the receive side of the fiber transceiver. The KSZ8041FTL detects a FEF when its FXSD input (pin 48) is between 1V and 1.8V. When a FEF is detected, the KSZ8041FTL signals its fiber link partner that a FEF has occurred by transmitting a repetitive pattern of 84-ones and 1- zero. This pattern is used to inform the fiber link partner that there is a faulty link on its transmit side. By default, FEF is enabled. FEF is disabled by strapping “ ...
Page 38
... Micrel, Inc. Back-to-Back Media Converter A KSZ8041TL/MLL and a KSZ8041FTL can be connected back-to-back to provide a low cost media converter solution. In back-to-back mode, media conversion is between 100Base-TX copper and 100Base-FX fiber. On the copper side, link up at 10Base-T is not allowed, and is blocked during auto-negotiation. Figure 10. KSZ8041TL/MLL and KSZ8041FTL Back-to-Back Media Converter ...
Page 39
... The RXD2 output of the KSZ8041TL copper side drives the input of an inverter, and the output of the inverter drives the TXD2 (pin 38) input of the KSZ8041FTL fiber side. The fiber side transmitter is disabled if the TXD2 input is high. The TXD3 and TXD2 pins should be pulled down with 1K resistors, and RXD3 and RXD2 pins should be left floating, if they are not used ...
Page 40
Micrel, Inc. Register Map Register Number (Hex) Description 0h Basic Control 1h Basic Status 2h PHY Identifier 1 3h PHY Identifier 2 4h Auto-Negotiation Advertisement 5h Auto-Negotiation Link Partner Ability 6h Auto-Negotiation Expansion 7h Auto-Negotiation Next Page 8h Link Partner ...
Page 41
Micrel, Inc. Address Name Description 0.8 Duplex Mode 1 = Full-duplex 0 = Half-duplex 0.7 Collision Test 1 = Enable COL test 0 = Disable COL test 0.6:1 Reserved 0.0 Disable 0 = Enable transmitter Transmitter 1 = Disable transmitter ...
Page 42
Micrel, Inc. Address Name Description Register 3h – PHY Identifier 2 3.15:10 PHY ID Assigned to the 19th through 24 Number Organizationally Unique Identifier (OUI). Kendin Communication’s OUI is 0010A1 (hex) 3.9:4 Model Number Six bit manufacturer’s model number 3.3:0 ...
Page 43
Micrel, Inc. Address Name Description 5.9 100Base- capable capability 5.8 100Base- 100Mbps full-duplex capable Full-Duplex 100Mbps full-duplex capability 5.7 100Base- 100Mbps half-duplex capable Half-Duplex 0 = ...
Page 44
Micrel, Inc. Address Name Description 8.14 Acknowledge 1 = Successful receipt of link word successful receipt of link word 8.13 Message Page 1 = Message page 0 = Unformatted page 8.12 Acknowledge2 1 = Able to act ...
Page 45
Micrel, Inc. Address Name Description 1b.8 Link Enable Link Up Interrupt Interrupt 0 = Disable Link Up Interrupt Enable 1b.7 Jabber 1 = Jabber occurred Interrupt 0 = Jabber did not occurred 1b.6 Receive Error 1 = ...
Page 46
... Micrel, Inc. Address Name Description 1e.12 Far-End Fault 0 = Far-End Fault not detected Detect 1 = Far-End Fault detected This bit applies to KSZ8041FTL fiber only. 1e.11 MDI/MDI MDI State 1 = MDI-X 1e.10:8 Reserved 1e.7 Remote 0 = Normal mode loopback 1 = Remote (analog) loop back is enable 1e.6:0 Reserved Register 1Fh – ...
Page 47
Micrel, Inc. Address Name Description 1f.5 PHY Isolate 1 = PHY in isolate mode 0 = PHY in normal operation 1f.4:2 Operation [000] = still in auto-negotiation Mode [001] = 10Base-T half-duplex Indication [010] = 100Base-TX half-duplex [011] = reserved ...
Page 48
Micrel, Inc. Absolute Maximum Ratings Supply Voltage ( ........................ -0.5V to +2.4V DD_1.8, DDA_1.8, 1.8_OUT ( ................................... -0.5V to +4.0V DDIO_3.3, DDA_3.3 Input Voltage (all inputs) ............................... -0.5V to +4.0V Output Voltage (all outputs) .......................... ...
Page 49
Micrel, Inc. Notes: 1. Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified ...
Page 50
Micrel, Inc. Timing Diagrams MII SQE Timing (10Base-T) TXC TXEN COL Timing Parameter SQE t SQEP December 2009 SQE t SQEP Figure 11. MII SQE Timing ...
Page 51
Micrel, Inc. MII Transmit Timing (10Base-T) TXC TXEN t SU2 TXD[3:0] CRS Timing Parameter SU1 t SU2 t HD1 t HD2 t CRS1 t CRS2 December 2009 HD2 t t ...
Page 52
Micrel, Inc. MII Receive Timing (10Base-T) Timing Parameter RLAT December 2009 Figure 13. MII Receive Timing (10Base-T) Description RXC period RXC pulse width low RXC pulse width high (RXD[3:0], RXER, RXDV) ...
Page 53
Micrel, Inc. MII Transmit Timing (100Base-TX) Timing Parameter SU1 t SU2 t HD1 t HD2 t CRS1 t CRS2 December 2009 Figure 14. MII Transmit Timing (100Base-TX) Description TXC period TXC pulse width ...
Page 54
Micrel, Inc. MII Receive Timing (100Base-TX) Timing Parameter RLAT December 2009 Figure 15. MII Receive Timing (100Base-TX) Description RXC period RXC pulse width low RXC pulse width high (RXD[3:0], RXER, RXDV) ...
Page 55
Micrel, Inc. RMII Timing Receive Tim ing REFCLK CRSDV RXD[1:0] Timing Parameter t ...
Page 56
Micrel, Inc. SMII Timing Timing Parameter December 2009 Figure 18. SMII Timing – Data Received from SMII Figure 19. SMII Timing – Data Input to SMII Description Min Setup time 1.5 Hold time 1.0 ...
Page 57
Micrel, Inc. Auto-Negotiation Timing tiatio n F ast ...
Page 58
Micrel, Inc. MDC/MDIO Timing MDC MDIO (PHY input) MDIO (PHY output) Timing Parameter Description t MDC period P t MDIO (PHY input) setup to rising edge of MDC 1MD1 t MDIO (PHY input) hold from rising edge of MDC MD2 ...
Page 59
Micrel, Inc. Reset Timing The KSZ8041TL/FTL/MLL reset timing requirement is summarized in the following figure and table. Supply Voltage RST# Strap-In Value Strap-In / Output Pin Parameter After the de-assertion of reset, ...
Page 60
Micrel, Inc. Reset Circuit The following reset circuit is recommended for powering up the KSZ8041TL/FTL/MLL if reset is triggered by the power supply. The following reset circuit is recommended for applications where reset is driven by another device (e.g., CPU ...
Page 61
Micrel, Inc. The following figure shows the reference circuits for pull-up, float and pull-down on the LED1 and LED0 strapping pins. December 2009 Pull-up KSZ8041TL/FTL/MLL LED pin Float KSZ8041TL/FTL/MLL LED pin Pull-down KSZ8041TL/FTL/MLL LED pin Figure 25. Reference Circuits for ...
Page 62
Micrel, Inc. Selection of Isolation Transformer A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode chokes is recommended for exceeding FCC requirements. The following table gives recommended transformer characteristics. Parameter Turns ratio Open-circuit ...
Page 63
Micrel, Inc. Package Information 48-Pin LQFP December 2009 48-Pin (7mm x 7mm) LQFP Package 63 KSZ8041TL/FTL/MLL M9999-120909-1.2 ...
Page 64
Micrel, Inc. 48-Pin TQFP Note: ALL DIMENSIONS ARE IN MILLIMETERS. December 2009 ...
Page 65
Micrel, Inc. MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no ...