SI3056DC3-EVB Silicon Laboratories Inc, SI3056DC3-EVB Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI3056DC3-EVB
Manufacturer Part Number
SI3056DC3-EVB
Description
DAUGHTERCARD DAA SI3056/SI3008
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI3056-D-FS.pdf
(94 pages)
Specifications of SI3056DC3-EVB
Main Purpose
Telecom, Data Acquisition Arrangement (DAA)
Utilized Ic / Part
Si3056
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
5.22. Overload Detection
The Si3056 can be programmed to detect an overload
condition that exceeds the normal operating power
range of the DAA circuit. To use the overload detection
feature, the following steps should be followed:
1. Set the OH bit (Register 5, bit 0) to go off-hook, and
2. Enable overload detection by then setting the OPE
If the DAA then senses an overload situation, it
automatically presents an 800 Ω impedance to the line
to reduce the hookswitch current. At this time, the DAA
also sets the OPD bit (Register 19, bit 0) to indicate that
an overload condition exists. The line current detector
within the DAA has a threshold that is dependant upon
the ILIM bit (Register 26). When ILIM = 0, the overload
detection threshold equals 160 mA. When ILIM = 1, the
overload detection threshold equals 60 mA. The OPE
bit should always be cleared before going off-hook.
SDO
Si3056
wait 25 ms to allow line transients to settle.
bit high (Register 17, bit 3).
SDI
To
Attenuation
Steps
1 dB
RXA2
TXG2
Steps
1 dB
Gain
Link
Digital
Filter
IIRE
TXG3
TXA3
Gain/ATT
Figure 24. Line-Side Device Signal Flow Diagram
0.1 dB
Steps
Gain/ATT
0.1 dB
Steps
Figure 25. Si3056 Signal Flow Diagram
RXG3
RXA3
Digital
Filter
IIRE
Steps
1 dB
Gain
RXG2
DAC
ADC
Rev. 1.05
Attenuation
TXA2
Steps
5.23. Gain Control
The Si3056 supports different gain and attenuation
settings depending on the line-side device being used.
For both devices, gains of 0, 3, 6, 9, and 12 dB can be
selected for the receive path with the ARX[2:0] bits. The
receive path can also be muted with the RXM bit.
Attenuations of 0, 3, 6, 9, and 12 dB can also be
selected for the transmit path with the ATX[2:0] bits. The
transmit path also can be muted with the TXM bit
(Register 15).
When using the Si3019 line-side device, the Si3056
provides even more flexible gain and attenuation
settings. The TXG2 and RXG2 bits (registers 38–39)
enable gain or attenuation in 1 dB increments up to
15 dB for the transmit and receive paths. The TGA2 and
RGA2 bits select either gain or attenuation for these
registers. The TXG3 and RXG3 bits (registers 40–41)
enable gain or attenuation in 0.1 dB increments up to
1.5 dB for the transmit and receive paths. The TGA3
and RGA3 bits select either gain or attenuation for these
registers. These additional gain/attenuation registers
are active only when the ARX[2:0] and ATX[2:0] bits are
set to all 0s.
1 dB
Analog
Hybrid
Digital
Hybrid
ACT
Si3018/19/10
Link
TX
Line-side
Device
To
CO
35