DS26334DK Maxim Integrated Products, DS26334DK Datasheet
DS26334DK
Specifications of DS26334DK
Related parts for DS26334DK
DS26334DK Summary of contents
Page 1
... DS26334 and DS26324 in all modes of operation. The design kit also includes an on-board microprocessor to run real-time code for further part evaluation. DESIGN KIT CONTENTS DS26334DK Board with a DS26324 or DS26334 5V AC/DC Adapter 3ft USB Cable Download: ChipView Software DS26334DK/DS26324DK.def Definition File ...
Page 2
... COMPONENT LIST .....................................................................................................................3 BOARD FLOORPLAN.................................................................................................................6 BASIC OPERATION....................................................................................................................7 HARDWARE CONFIGURATION ................................................................................................ UICK TART ARDWARE JTAG C ............................................................................................................................. 7 ONFIGURATION Table 1. JTAG Connector (J6) Pinout............................................................................................................... 7 Figure 1. DS26334DK JTAG Chain .................................................................................................................. DDRESS ATA US ONNECTOR Table 2. Address/Data Connector Pinout ......................................................................................................... ELECOM LOCK AND ATA Table 3. Telecom Connector Pinout ................................................................................................................. OARD IT RROR ATE Table 4. BERT Connector Pinout ..................................................................................................................... 9 ...
Page 3
COMPONENT LIST DESIGNATION QTY C1, C4, C6, C7, C31, C33–C41, C43–C46, C49, 66 C51–C54, C56– C58, C61–C93, C95–C108 C2, C3, C27, C37, C42, C48, C50, 10 C55, C59, C60 C5, C16, C26, C30, 7 C34, C35, C94 C8–C14, C17–C25 16 ...
Page 4
DESIGNATION QTY R2, R23, R37, R38, R39, R42, R45, R47–R50, R52, R53, R55, R57– R60, R66–R69, 10kΩ ±5%, 1/16W resistors (0603) 38 R71, R72, R74– R76, R79, R80, R85, R88, R89, R91, R99, R103, R104, R105, R110 R3–R19, R21, R22, ...
Page 5
DESIGNATION QTY DS2174 EBERT U4 1 (44-pin PLCC, 0°C to +70°C) Spartan-II 2.5V FPGA, 200k gate U5 1 (256-pin BGA) 3.3V, 16-channel, E1/T1/J1 long-haul LIU U6 1 (256-pin BGA, 0°C to +70°C) Dual RS-232 transmitter/receiver U7 1 (150-mil, 16-pin SO) ...
Page 6
BOARD FLOORPLAN TCLK, RCLK, RLOS TPOS, RPOS, 5V TECLK CLK A TNEG, RNEG PWR JTAG SERIAL CON CON DS2174 BERT ON-BOARD µC RST BOARD RST DS26334 USB Tx/Rx USB CON USER TCLK, RCLK, RLOS BNC TPOS, RPOS, TNEG, RNEG OSC ...
Page 7
... If using the USB port, connect a USB cable from DS26334DK (J2) to the PC. • Connect AC/DC adapter with an AC power source and the DS26334DK (J3). PWR LED should be on. JTAG Configuration The JTAG chain is controlled by the connector JTAG CON (J6) and two on-board switches: FLASH (SW3) and ONCE/JTAG (SW4) ...
Page 8
... JTDO Address/Data Bus Connector The DS26334DK has a connector (J4) to monitor all local bus activity for the design kit. All the signals can be captured with a high-impedance probe and displayed on an oscilloscope or logic analyzer. Note: If the FPGA switch (SW5 the “OFF” position, the on-board microcontroller will no longer drive any data onto the local bus. ...
Page 9
... Telecom Clock and Data Test Points The DS26334DK has high-impedance test points for all the telecom signals that are related to the LIU. These signals are split up by port number and marked with easy to read silkscreen labels. connector for port 1. The pinout for this connector is repeated for all 16 ports. ...
Page 10
... Most advanced microcontrollers have both a parallel interface and SPI interface such as the microcontroller on the DS26334DK. The command you send to the microcontroller through either the USB or serial port determines if that data is placed on the parallel or SPI bus. Refer to the data sheet for particular commands required to switch data ports ...
Page 11
Figure 3. SPI Configuration with PROM JTCLK JTMS JTDI JTDO Table 5. Configuration Memory D7 D6 ADDRESS CSB SCLK 0x00 1 0 0x01 0 0 0x02 0 1 0x03 0 0 0x04 0 1 0x05 0 0 0x06 0 1 ...
Page 12
... Start button on the Windows toolbar and select Programs -> ChipView -> ChipView. • Load the DS26334DK.def file. • Make sure that all the register settings are correct for the proper function desired for the DS26334DK. • Refer to the DS26334 and DS26324 data sheets for all questions pertaining to device functionality. MEMORY MAP The on-board microcontroller is configured to start the user address space at 0x81000000 ...
Page 13
... AREV: BOARD ASSEMBLY REVISION (Offset = 0X0006) AREV is read-only and displays the current assembly revision. PREV: FPGA REVISION (Offset = 0X0007) PREV is read-only and displays the current PLD firmware revision. CONTROL REGISTERS Register Name: CTRL_1 Register Description: DS26334DK FPGA CONTROL REGISTER 1 Register Offset: 0x08 Bit # 7 Name ENRLOS16 ENRLOS15 Bit 7: ENRLOS16 ...
Page 14
Register Name: ABSP Register Description: ADDRESS BANK SWAP POINTER Register Offset: 0x0A Bit # 7 6 Name D7 D6 Bits D0. These bits control the address bank for address 0x10 (TCLK N), 0x11 (TPOS), and ...
Page 15
Register Name: BTCLK Register Description: BERT TCLK SOURCE Register Offset: 0x0B Bit # 7 6 Name D7 D6 Bits D0. These bits control the source of the TCLK for the BERT. BTCLK 0x00 RCLK Port ...
Page 16
Register Name: BRCLK Register Description: BERT RCLK SOURCE Register Offset: 0x0C Bit # 7 6 Name D7 D6 Bits D0. These bits control the source of the RCLK for the BERT. BTCLK 0x00 RCLK Port ...
Page 17
Register Name: BRDAT Register Description: BERT RDAT SOURCE Register Offset: 0x0D Bit # 7 6 Name D7 D6 Bits D0. These bits control the source of the RDAT for the BERT. Note that the DS26334/DS26324 ...
Page 18
Register Name: TCLK Register Description: PORT TCLK SOURCE Register Offset: 0x10 Bit # 7 6 Name D7 D6 Note: This is an indirect register that is related to ABSP (0x0A). See register description. Bits D0. ...
Page 19
Register Name: TPOS Register Description: PORT TPOS SOURCE Register Offset: 0x11 Bit # 7 6 Name D7 D6 Note: This is an indirect register that is related to ABSP (0x0A). See register description. Bits D0. ...
Page 20
Register Name: TNEG Register Description: PORT TNEG SOURCE Register Offset: 0x12 Bit # 7 6 Name D7 D6 Note: This is an indirect register that is related to ABSP (0x0A). See register description. Bits D0. ...
Page 21
... DS26324 INFORMATION For more information about the DS26324, refer to the DS26324 data sheet available on our website at www.maxim-ic.com/DS26324. DS26334DK/DS26324DK INFORMATION For more information about the DS26334DK/DS26324DK including software downloads www.maxim-ic.com/DS26334DK. TECHNICAL SUPPORT For additional technical support www.maxim-ic.com/support. ERRATA On page 18 of the schematic, EB0 and EB1 were swapped in the design on U3 and U10, respectively. These changes have been made to the board using jumper wires ...
Page 22
...
Page 23
...
Page 24
...
Page 25
...
Page 26
...
Page 27
...
Page 28
...
Page 29
...
Page 30
...
Page 31
...
Page 32
...
Page 33
...
Page 34
...
Page 35
...
Page 36
...
Page 37
...
Page 38
...
Page 39
...
Page 40
...
Page 41
...
Page 42
...
Page 43
...
Page 44
...
Page 45
...
Page 46
...