EVAL-AD7476ACB Analog Devices Inc, EVAL-AD7476ACB Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD7476ACB
Manufacturer Part Number
EVAL-AD7476ACB
Description
BOARD EVAL FOR AD7476A
Manufacturer
Analog Devices Inc
Datasheet
1.EVAL-AD7476ACB.pdf
(28 pages)
Specifications of EVAL-AD7476ACB
Rohs Status
RoHS non-compliant
Number Of Adc's
1
Number Of Bits
12
Sampling Rate (per Second)
1M
Data Interface
Serial
Inputs Per Adc
1 Differential
Input Range
0 ~ 5.25 V
Power (typ) @ Conditions
17.5mW @ 1MSPS, 5 V
Voltage Supply Source
Single
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD7476A
Lead Free Status / Rohs Status
Not Compliant
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 6. Pin Function Descriptions
Mnemonic
CS
V
GND
V
SDATA
SCLK
NC
DD
IN
Description
No Connect.
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the
AD7476A/AD7477A/AD7478A and also frames the serial data transfer.
Power Supply Input. The V
Analog Ground. Ground reference point for all circuitry on AD7476A/AD7477A/AD7478A. Refer all analog input signals to this
GND voltage.
Analog Input. Single-ended analog input channel. The input range is 0 V to V
Data Out. Logic output. The conversion result from AD7476A/AD7477A/AD7478A is provided on this output as a serial data
stream. The bits are clocked out on the falling edge of the SCLK input. The data stream from the AD7476A consists of four
leading zeros followed by 12 bits of conversion data that are provided MSB first. The data stream from the AD7477A consists
of four leading zeros followed by 10 bits of conversion data followed by two trailing zeros, provided MSB first. The data stream
from the AD7478A consists of four leading zeros followed by 8 bits of conversion data followed by four trailing zeros that are
provided MSB first.
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the
clock source for the conversion process of AD7476A/AD7477A/AD7478A.
Figure 5. 6-Lead SC70 Pin Configuration
GND
V
V
DD
IN
1
2
3
(Not to Scale)
AD7476A/
AD7477A/
AD7478A
TOP VIEW
6
5
4
CS
SDATA
SCLK
DD
range for AD7476A/AD7477A/AD7478A is from 2.35 V to 5.25 V.
Rev. E | Page 11 of 28
Figure 6. 8-Lead MSOP Pin Configuration
DD
.
SDATA
AD7476A/AD7477A/AD7478A
V
CS
NC
DD
NC = NO CONNECT
1
2
3
4
(Not to Scale)
AD7476A/
AD7477A/
AD7478A
TOP VIEW
8
7
6
5
V
GND
SCLK
NC
IN