AD9951/PCBZ Analog Devices Inc, AD9951/PCBZ Datasheet - Page 20

• Manufacturer Part Number: AD9951/PCBZ
• Description: BOARD EVALUATION FOR AD9851
• Manufacturer: Analog Devices Inc
• Series: AgileRF™r
• Type: DDS (Direct Digital Synthesis)r

Specifications of AD9951/PCBZ

• Contents: Evaluation Board
• For Use With/related Products: AD9951
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9951
Synchronizing Multiple AD9951s
The AD9951 product allows easy synchronization of multiple
AD9951s. There are three modes of synchronization available
to the user: an automatic synchronization mode, a software
controlled manual synchronization mode, and a hardware
controlled manual synchronization mode. In all cases, when a
user wants to synchronize two or more devices, the following
considerations must be observed. First, all units must share a
common clock source. Trace lengths and path impedance of
the clock tree must be designed to keep the phase delay of the
different clock branches as closely matched as possible. Second,
the I/O UPDATE signal’s rising edge must be provided synchron-
ously to all devices in the system. Finally, regardless of the
internal synchronization method used, the DVDD_I/O supply
should be set to 3.3 V for all devices that are to be synchronized.
AVDD and DVDD should be left at 1.8 V.
In automatic synchronization mode, one device is chosen as a
master; the other device(s) will be slaved to this master. When
configured in this mode, the slaves will automatically synchron-
ize their internal clocks to the SYNC_CLK output signal of the
master device. To enter automatic synchronization mode, set
the slave device’s automatic synchronization bit (CFR1<23> =
1). Connect the SYNC_IN input(s) to the master SYNC_CLK
output. The slave device will continuously update the phase
relationship of its SYNC_CLK until it is in phase with the
SYNC_IN input, which is the SYNC_CLK of the master device.
When attempting to synchronize devices running at SYSCLK
speeds beyond 250 MSPS, the high speed sync enhancement
enable bit should be set (CFR2<11> = 1).
In software manual synchronization mode, the user forces the
device to advance the SYNC_CLK rising edge one SYSCLK
cycle (1/4 SYNC_CLK period). To activate the manual
synchronization mode, set the slave device’s software manual
synchronization bit (CFR1<22> = 1). The bit (CFR1<22>) will be
cleared immediately. To advance the rising edge of the SYNC_CLK
multiple times, this bit will need to be set multiple times.
I/O BUFFERS
REGISTERS
I/O UPDATE
SYNC_CLK
SYSCLK
DATA IN
DATA IN
DATA 1
THE DEVICE REGISTERS AN I/O UPDATE AT POINT A. THE DATA IS TRANSFERRED FROM THE I/O BUFFERS AT POINT B.
DATA 0
A
B
Figure 20. I/O Synchronization Timing Diagram
DATA 2
Rev. A | Page 20 of 28
In hardware manual synchronization mode, the SYNC_IN
input pin is configured such that it will now advance the rising
edge of the SYNC_CLK signal each time the device detects a
rising edge on the SYNC_IN pin. To put the device into hard-
ware manual synchronization mode, set the hardware manual
synchronization bit (CFR2<10> = 1). Unlike the software
manual synchronization bit, this bit does not self-clear. Once
the hardware manual synchronization mode is enabled, all
rising edges detected on the SYNC_IN input will cause the
device to advance the rising edge of the SYNC_CLK by one
SYSCLK cycle until this enable bit is cleared (CFR2<10> = 0).
Using a Single Crystal to Drive Multiple AD9951 Clock
Inputs
The AD9951 crystal oscillator output signal is available on the
CRYSTAL OUT pin, enabling one crystal to drive multiple
AD9951s. In order to drive multiple AD9951s with one crystal,
the CRYSTAL OUT pin of the AD9951 using the external crystal
should be connected to the REFCLK input of the other AD9951.
The CRYSTAL OUT pin is static until the CFR2<9> bit is set,
enabling the output. The drive strength of the CRYSTAL OUT
pin is typically very low, so this signal should be buffered prior
to using it to drive any loads.
SERIAL PORT OPERATION
With the AD9951, the instruction byte specifies read/write
operation and register address. Serial operations on the AD9951
occur only at the register level, not the byte level. For the
AD9951, the serial port controller recognizes the instruction
byte register address and automatically generates the proper
register byte address. In addition, the controller expects that all
bytes of that register will be accessed. It is a required that all
bytes of a register be accessed during serial I/O operations,
with one exception. The IOSYNC function can be used to
abort an I/O operation, thereby allowing less than all bytes
to be accessed.
DATA 1
A
DATA 3
B
DATA 2