HW-XGI-VIDEO-US Xilinx Inc, HW-XGI-VIDEO-US Datasheet - Page 19

• Manufacturer Part Number: HW-XGI-VIDEO-US
• Description: DAUGHTER CARD VIDEO I/O VIODC
• Manufacturer: Xilinx Inc

Specifications of HW-XGI-VIDEO-US

• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption
• Other names: 122-1506; HW-XGI-VIDEO-US

VIODC to ML402 Card Interface
VIOBUS Clocking
Video Input/Output Daughter Card
UG235 (v1.2.1) October 31, 2007
R
When the VIODC is used as part of the Video Starter Kit (VSK) from Xilinx, the 64-pin XGI
connector connects the VIODC to a ML402 card to communicate with the VIODC card.
When the VIODC is used with the VSK, the 64 XGI signals are allocated to a bus named the
VIOBUS, which serves the following functions:
•
•
•
•
•
The VIOBUS uses a simple synchronous interface running at 100 MHz
A clock is passed from the ML402 FPGA to the VIODC using differential signaling. All
data signals are single ended. The VIODC transmits data back to the ML402 FPGA using
the received clock. Data returning back from the VIODC is clocked into the ML402 FPGA
using the internal 100 MHz clock.
Future VIODC bus interfaces may implement a differential bus using the 16 differential
pairs available on HDR2 and more sophisticated clocking.
Transfers video data between the ML402 card and the VIODC card.
Provides a clock to the VIODC card.
Provides reset to the VIODC card.
Provides a low-pin count serial bus to access registers on the VIODC.
Provides an I2C bus (an industry standard 2-pin serial data bus used to communicate
and configure ICs) to access registers on the VIODC video interface FPGA.
100 MHz
Clock
ML402 XC4VSX35
www.xilinx.com
Figure 2-1: VIOBUS Clocking
OBUF
Idelay
CMOS25
CMOS25
LVDS
OBUF
VIODC XC2VP7
IBUF +
Delay
BUFG
Chapter 2
ug235_ch2_01_120805
(Figure
2-1).
19