uja1075a NXP Semiconductors, uja1075a Datasheet
uja1075a
Available stocks
Related parts for uja1075a
uja1075a Summary of contents
Page 1
... Safe and controlled system start-up behavior • Detailed status reporting on system and sub-system levels The UJA1075A is designed to be used in combination with a microcontroller that incorporates a CAN controller. The SBC ensures that the microcontroller always starts controlled manner. Product data sheet ...
Page 2
... Wake-up via CAN, LIN or local wake-up pins with wake-up source detection 2 wake-up pins: UJA1075A Product data sheet High-speed CAN/LIN core system basis chip All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A © NXP B.V. 2010. All rights reserved ...
Page 3
... Product data sheet High-speed CAN/LIN core system basis chip voltages down to 4.5 V (e.g. during cranking), in accordance BAT voltages down to 5.5 V (e.g. during cranking) in accordance BAT All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A © NXP B.V. 2010. All rights reserved ...
Page 4
... NXP Semiconductors 3. Ordering information Table 1. Ordering information [1] Type number Package Name UJA1075ATW/5V0/WD HTSSOP32 UJA1075ATW/3V3/WD UJA1075ATW/5V0 UJA1075ATW/3V3 [1] UJA1075ATW/5V0xx versions contain regulator (V1); UJA1075ATW/3V3xx versions contain a 3.3 V regulator (V1); WD versions contain a watchdog. 4. Block diagram BAT GND SCK SDI SDO SCSN WAKE1 WAKE WAKE2 WDOFF EN ...
Page 5
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip 32 BAT 31 VEXCTRL 30 TEST2 29 VEXCC 28 WBIAS 27 i.c. 26 DLIN 25 LIN UJA1075A 24 SPLIT 23 GND 22 CANL 21 CANH WAKE2 18 WAKE1 17 LIMP 015aaa180 © NXP B.V. 2010. All rights reserved ...
Page 6
... IC and can be left floating, or can be connected to GND. 6. Functional description The UJA1075A combines the functionality of a high-speed CAN transceiver, a LIN transceiver, two voltage regulators and a watchdog (UJA1075A/xx/WD versions single, dedicated chip. It handles the power-up and power-down functionality of the ECU and ensures advanced system reliability ...
Page 7
... UJA1075A Product data sheet High-speed CAN/LIN core system basis chip All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A Figure 3. These modes are discussed in © NXP B.V. 2010. All rights reserved ...
Page 8
... V th(det)poff (from all modes) V below BAT power-on threshold V th(det)pon CAN/LIN: Active/Lowpower successful watchdog trigger Fig 3. UJA1075A system controller UJA1075A Product data sheet Overtemp V1: OFF V2: OFF limp home = LOW (active) CAN/LIN: Off and high resistance watchdog: OFF Off V1: OFF V2: OFF ...
Page 9
... SBC to enter Overtemp mode th(act)otp (Table (V2 disabled (V2 enabled). Section All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip ). In Off mode, the voltage regulators are disabled and Table 11). Table ...
Page 10
... The watchdog is off and the reset pin is LOW. Section 6.5.1 and Table Figure 4). All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip th(act)otp Section 6.7.1 Section 6.5.1) system reset. The value of 11). © NXP B.V. 2010. All rights reserved. ...
Page 11
... Register map Write access bit read/write read only 0 = read/write read only 0 = read/write read only 0 = read/write read only All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip LSB 12 01 LSB Read/Write access bits 11 ...
Page 12
... WAKE1 input voltage below switching threshold (V 1: WAKE1 input voltage above switching threshold (V wake-up 2 status 0: WAKE2 input voltage below switching threshold (V 1: WAKE2 input voltage above switching threshold (V All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A ) th(sw) ) th(sw) ) th(sw) ...
Page 13
... V1 threshold current for activating the external PNP transistor; load current rising mA; V1 threshold current for deactivating the external th(act)PNP PNP transistor; load current falling; I All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A = 50 mA; see Figure 7 th(deact)PNP = 15 mA; see Figure 7 th(deact)PNP © ...
Page 14
... CAN is in Lowpower mode with bus wake-up detection enabled, regardless of the SBC mode (MC = xx). CAN wake-up interrupts can be requested. All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A . BAT © NXP B.V. 2010. All rights reserved ...
Page 15
... WBC) WAKE2 sample enable 0: sampling continuously 1: sampling of WAKE1 is synchronized with WBIAS (sample rate controlled by WBC) All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip © NXP B.V. 2010. All rights reserved ...
Page 16
... CAN wake-up interrupt 0: no CAN wake-up interrupt pending 1: CAN wake-up interrupt pending All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A © NXP B.V. 2010. All rights reserved ...
Page 17
... NXP Semiconductors 6.4 Watchdog (UJA1075A/xx/WD versions) Three watchdog modes are supported: Window, Timeout and Off. The watchdog period is programmed via the NWP control bits in the WD_and_Status register (see default watchdog period is 128 ms. A watchdog trigger event is any write access to the WD_and_Status register. When the watchdog is triggered, the watchdog timer is reset ...
Page 18
... SBC leaves Overtemp mode (reset pulse length selected via external pull-up resistor on RSTN pin) A watchdog overflow in Timeout mode requests a CI not already pending. The UJA1075A provides three signals for dealing with reset events: • RSTN pin input/output for performing a global ECU system reset or forcing an external reset • ...
Page 19
... Behavior of EN pin Table set. If LHWC is already set when the system All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Section 6.6. the SBC leaving Off ) modes. A short reset pulse is ...
Page 20
... Voltage regulator V1 is intended to supply the microcontroller, its periphery and additional transceivers supplied by pin BAT and delivers up to 250 (depending on the UJA1075A version). To prevent the device overheating at high ambient temperatures or high average currents, an external PNP transistor can be connected as illustrated in configuration, the power dissipation is distributed between the SBC and the PNP transistor ...
Page 21
... PNP current V1 and PNP currents at a fast ramping load current of 250 mA (PDC = 0) All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip 215 th(deact)PNP (PDC = 0) © NXP B.V. 2010. All rights reserved. ...
Page 22
... V1. The alternative voltage source must be connected to pin V2. All internal functions (e.g. undervoltage protection) will work normally. 6.7 CAN transceiver The analog section of the UJA1075A CAN transceiver corresponds to that integrated into the TJA1042/TJA1043. The transceiver is designed for high-speed ( Mbit/s) CAN applications in the automotive industry, providing differential transmit and receive capability to a CAN protocol controller ...
Page 23
... CAN wake-up timing diagram All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Table 6) 6.6.3) Table 11). recessive t < ...
Page 24
... Pin TXDC has an internal pull-up towards V pin is left floating. 6.8 LIN transceiver The analog sections of the UJA1075A LIN transceiver is identical to that integrated into the TJA1021. The transceiver is the interface between the LIN master/slave protocol controller and the physical bus in a LIN primarily intended for in-vehicle sub-networks using baud rates from 1 kBd kBd and is LIN 2 ...
Page 25
... BAT Figure 1) - LIN recessive is represented by a HIGH Table 6). The LIN transceiver can be woken up remotely via pin LIN in wake(busdom)min All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A Table 6) and (see Table 11). to guarantee a safe, defined state if this V1 © ...
Page 26
... WAKEx pin Wake-up int shows a typical circuit for implementing cyclic sampling of the wake-up inputs. All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Table 6). These bits can also be used to disable (Table 4) ...
Page 27
... WBIAS WAKE1 WAKE2 GND (Table 7). Clearing bits LWI and CWI in Standby mode only All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip PDTA144E biasing of switches sample of sample of WAKEx WAKEx Section 6.1.6 “ ...
Page 28
... TEST2; referenced to other reference pins any other pin MM any pin CDM corner pins any other pin All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Min −0.3 −0.3 − 0 −58 − ...
Page 29
... UJA1075A Product data sheet Conditions . The rating for T limits the allowable combinations of power dissipation (P) and ambient vj vj All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Min − × amb th(vj-a) © ...
Page 30
... Cu thickness on vias 0.025 mm. Optional heat sink top layer of 3.5 mm × will reduce thermal resistance (see All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip optional heatsink top layer optional heatsink top layer optional heatsink top layer © ...
Page 31
... Thermal characteristics Parameter thermal resistance from junction to ambient All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip PCB Cu heatsink area (cm Conditions single-layer board four-layer board 015aaa138 10 ...
Page 32
... V < V < BAT contributed by WAKEx pin edge detectors WIC1 = WIC2 = WAKE1 WAKE2 BAT All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A Ω Ω (CANH-CANL unless otherwise BAT Min Typ Max 4.5 - ...
Page 33
... BAT LIN Active mode (dominant) STBCL = 1x TXDL DLIN LIN All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω 500 ; LIN (CANH-CANL unless otherwise BAT ...
Page 34
... PDC 0 = 150 °C PDC PDC 1 = 150 °C PDC All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω 500 ; LIN (CANH-CANL unless otherwise BAT ...
Page 35
... 2. 5 0.4 V SCSN 2. 5 All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω 500 ; LIN (CANH-CANL unless otherwise BAT Min Typ Section 6.6.2 40 ...
Page 36
... V = 0.4 V; LHC = 1 LIMP = −40 °C to 200 ° 1.4 V WBIAS All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω 500 ; LIN (CANH-CANL unless otherwise BAT Min Typ − ...
Page 37
... CANL CAN Lowpower mode −12 V < V < +12 V CANH −12 V < V < +12 V CANL All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω 500 ; LIN (CANH-CANL unless otherwise ...
Page 38
... TXDL V1 LIN BAT GND LIN All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω 500 ; LIN (CANH-CANL unless otherwise BAT Min Typ 40 120 ...
Page 39
... TXDL BAT LIN Active mode 5 mA < I < DLIN All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω 500 ; LIN (CANH-CANL unless otherwise BAT Min ...
Page 40
... Ω R (CANH-CANL 100 pF; C (CANH-CANL) RXDC f = 250 kHz TXDC All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A Ω Ω Ω all voltages (CANH- CANL unless otherwise BAT Min Typ Max 7 ...
Page 41
... LSC = 0 BAT V = 0.41V th(rec)RX(min) BAT V = 0.275V th(dom)RX(min) BAT 7.6 V; LSC = 0 BAT All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A Ω Ω = 500 ; (CANH- CANL unless otherwise BAT Min Typ ...
Page 42
... C = 6.8 nF and illustrated in the LIN timing diagram in bus(rec)(max) All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Ω Ω = 500 ; LIN (CANH- CANL unless otherwise ...
Page 43
... TXDC CANL GND t d(TXDC-busrec) t d(busdom-RXDC) t d(TXDCH-RXDCH) All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A , but not more than t , after the start of the trig(wd)2 R CANH − R CANL C CANH − C CANL 015aaa079 0 d(busrec-RXDC) © NXP B.V. 2010. All rights reserved. ...
Page 44
... PD(RX)f PD(RX)r t PD(RX)r All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip BAT DLIN R LIN SBC LIN C LIN GND 015aaa204 t bit V th(rec)RX(max) ...
Page 45
... Product data sheet T cy(clk clk(H) clk( su(D) h(D) MSB X MSB All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip t t SPILAG WH(S) LSB X t v(Q) floating LSB 015aaa045 © NXP B.V. 2010. All rights reserved ...
Page 46
... 0.30 0.20 11.1 5.1 6.2 3.6 0.19 0.09 10.9 4.9 6.0 3.4 REFERENCES JEDEC JEITA MO-153 All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip detail 8.3 0.75 0.65 1 0.2 0.1 7.9 0.50 EUROPEAN ...
Page 47
... Solder bath specifications, including temperature and impurities UJA1075A Product data sheet High-speed CAN/LIN core system basis chip All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A © NXP B.V. 2010. All rights reserved ...
Page 48
... Volume (mm ) < 350 260 260 250 Figure 21. All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip Figure 21) than a SnPb process, thus ≥ 350 220 220 350 to 2000 > 2000 260 260 250 ...
Page 49
... MSL limit, damage level temperature minimum peak temperature = minimum soldering temperature MSL: Moisture Sensitivity Level All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip peak temperature © NXP B.V. 2010. All rights reserved. time 001aac844 ...
Page 50
... NXP Semiconductors 14. Revision history Table 14. Revision history Document ID Release date UJA1075A v.1 20100709 UJA1075A Product data sheet High-speed CAN/LIN core system basis chip Data sheet status Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A ...
Page 51
... All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A High-speed CAN/LIN core system basis chip © NXP B.V. 2010. All rights reserved ...
Page 52
... High-speed CAN/LIN core system basis chip 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 01 — 9 July 2010 UJA1075A © NXP B.V. 2010. All rights reserved ...
Page 53
... Overtemp mode . . . . . . . . . . . . . . . . . . . . . . . 10 6.2 SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 6.2.1 Introduction 6.2.2 Register map . . . . . . . . . . . . . . . . . . . . . . . . . 11 6.2.3 WD_and_Status register 6.2.4 Mode_Control register . . . . . . . . . . . . . . . . . . 13 6.2.5 Int_Control register . . . . . . . . . . . . . . . . . . . . . 14 6.2.6 Int_Status register 6.3 On-chip oscillator . . . . . . . . . . . . . . . . . . . . . . 16 6.4 Watchdog (UJA1075A/xx/WD versions 6.4.1 Watchdog Window behavior . . . . . . . . . . . . . . 17 6.4.2 Watchdog Timeout behavior . . . . . . . . . . . . . . 17 6.4.3 Watchdog Off behavior . . . . . . . . . . . . . . . . . . 18 6.5 System reset 6.5.1 RSTN pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.5.2 EN output . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.5.3 LIMP output . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.6 Power supplies . . . . . . . . . . . . . . . . . . . . . . . . 20 6.6.1 Battery pin (BAT ...