PIC16F1946-E/PT Microchip Technology, PIC16F1946-E/PT Datasheet - Page 4

• Manufacturer Part Number: PIC16F1946-E/PT
• Description: MCU 8BIT 8K FLASH 64TQFP
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 16Fr

Specifications of PIC16F1946-E/PT

• Core Size: 8-Bit
• Program Memory Size: 14KB (8K x 14)
• Core Processor: PIC
• Speed: 32MHz
• Connectivity: I²C, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LCD, POR, PWM, WDT
• Number Of I /o: 54
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 17x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 64-TFQFP
• Controller Family/series: PIC16F
• Eeprom Memory Size: 256Byte
• Ram Memory Size: 512Byte
• Cpu Speed: 32MHz
• No. Of Timers: 5
• Interface: EUSART, I2C, SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PIC16(L)F1946/1947
EXAMPLE 1:
For other combinations of F
Instruction cycle delay counts, refer to
TABLE 3:
DS80497C-page 4
BSF
BCF
MOVF
Note:
32 MHz
16 MHz
8 MHz
In
required to complete the full conversion. Each T
cycle consists of 8 T
provided to stop the A/D conversion after 86
instruction cycles and terminate the conversion at
the correct time as shown in the figure above.
Affected Silicon Revisions
F
OSC
A2
X
Figure
ADCON0, ADGO
ADCON0, ADGO
ADRESH, W
The exact delay time will depend on the
choice of F
(ADCS) selection. The T
in the timing diagram above apply to this
example only. Refer to
required
configurations.
A3
1, 88 instruction cycles (T
INSTRUCTION CYCLE DELAY
COUNTS FOR OTHER F
AND T
F
F
F
F
F
F
F
OSC
OSC
OSC
OSC
OSC
OSC
OSC
A4
T
CODE EXAMPLE OF
INSTRUCTION CYCLE
DELAY
AD
/64
/32
/64
/32
/16
/32
/16
delay
AD
OSC
CY
; Start ADC conversion
; Provide 86
; Terminate the
; Read conversion
COMBINATIONS
Instruction Cycle Delay
instruction cycle
delay here
conversion manually
result
periods. A fixed delay is
and the T
OSC
counts
, T
CY
Counts
Table 3
AD
Table
172
172
counts shown
86
86
43
86
43
for
AD
values and
CY
3.
OSC
) will be
for the
divisor
other
AD
3. Module: Brown-out Reset (BOR)
3.1 Brown-out Reset
4. Module: Enhanced Capture Compare
4.1 Enhanced PWM
4.2 Enhanced PWM
If MCLR is used to wake the device, while the BOR
is set to Sleep and the part is in Sleep, the BOR bit
of the PCON register will be cleared without V
dropping below the BOR level.
Work around
None.
Affected Silicon Revisions
When the PWM is configured for Full-Bridge mode
and the duty cycle is set to 0%, writing the
PxM<1:0> bits to change the direction has no
effect on PxA and PxC outputs.
Work around
Increase the duty cycle to a value greater than 0%
before changing directions.
Affected Silicon Revisions
In PWM mode, when the duty cycle is set to 0%
and the STRxSYNC bit is set, writing the STRxA,
STRxB, STRxC and the STRxD bits to enable/
disable steering to port pins has no effect on the
outputs.
Work around
Increase the duty cycle to a value greater than 0%
before enabling/disabling steering to port pins.
Affected Silicon Revisions
A2
A2
A2
X
X
X
A3
A3
A3
X
PWM (ECCP)
A4
A4
A4
X
 2010 Microchip Technology Inc.
DD