C8051F510-IM Silicon Laboratories Inc, C8051F510-IM Datasheet - Page 311

IC 8051 MCU 32K FLASH 40-QFN

C8051F510-IM

Manufacturer Part Number
C8051F510-IM
Description
IC 8051 MCU 32K FLASH 40-QFN
Manufacturer
Silicon Laboratories Inc
Series
C8051F51xr
Datasheets

Specifications of C8051F510-IM

Program Memory Type
FLASH
Program Memory Size
32KB (32K x 8)
Package / Case
40-QFN
Core Processor
8051
Core Size
8-Bit
Speed
50MHz
Connectivity
EBI/EMI, SMBus (2-Wire/I²C), CAN, LIN, SPI, UART/USART
Peripherals
POR, PWM, Temp Sensor, WDT
Number Of I /o
33
Ram Size
4.25K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.25 V
Data Converters
A/D 32x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Processor Series
C8051F5x
Core
8051
Data Bus Width
8 bit
Data Ram Size
4352 B
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
33
Number Of Timers
4
Operating Supply Voltage
1.8 V to 5.25 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Development Tools By Supplier
C8051F500DK
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 32 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-1585 - PLATFORM PROG TOOLSTICK F588
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1562-5
Revision 1.1 to Revision 1.2
Updated “1. System Overview” with a voltage range specification for the internal oscillator.
Updated Table 5.6 on page 47 with new conditions for the internal oscillator accuracy. The internal
oscillator accuracy is dependent on the operating voltage range.
Updated “5. Electrical Characteristics” to remove the internal oscillator curve across temperature
diagram.
Updated SFR Definition 10.1 (REG0CN) with a new definition for Bit 6. The bit 6 reset value is 1b and
must be written to 1b.
Updated “21. Local Interconnect Network (LIN)” with a voltage range specification for the internal
oscillator.
Updated “22. Controller Area Network (CAN0)” with a voltage range specification for the internal
oscillator.
Updated SFR Definition 8.1 (REF0CN) with oscillator suspend requirement for ZTCEN.
Updated "16.3 Suspend Mode" with note regarding ZTCEN.
Updated Figure 6.4 with new timing diagram when using CNVSTR pin.
Added Port 2 Event and Port 3 Events to wake-up sources in Section 19.2.1.
Updated LIN Register Definitions 21.9 and 21.10 with correct reset values.
Updated C2 Register Definitions 28.2 and 28.3 with correct C2 and SFR addresses.
Rev. 1.2
C8051F50x/F51x
311

Related parts for C8051F510-IM