MCIMX353CJQ5C Freescale Semiconductor, MCIMX353CJQ5C Datasheet - Page 53

no-image

MCIMX353CJQ5C

Manufacturer Part Number
MCIMX353CJQ5C
Description
MULTIMEDIA PROCESSOR 400-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX35r
Datasheet

Specifications of MCIMX353CJQ5C

Core Processor
ARM11
Core Size
32-Bit
Speed
532MHz
Connectivity
1-Wire, CAN, EBI/EMI, Ethernet, I²C, MMC, SPI, SSI, UART/USART, USB OTG
Peripherals
DMA, I²S, LCD, POR, PWM, WDT
Number Of I /o
96
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
400-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX353CJQ5C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MCIMX353CJQ5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX353CJQ5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
DQS (input)
SDCLK_B
DQ (input)
SDCLK
Figure 34. DDR2 SDRAM DQ vs. DQS and SDCLK READ Cycle Timing Diagram
SDR SDRAM CLK parameters are measured from the 50% point—that is,
“high” is defined as 50% of signal value and “low” is defined as 50% of
signal value. DDR SDRAM CLK parameters are measured at the crossing
point of SDCLK and SDCLK (inverted clock).
Test conditions are: Capacitance 15 pF for DDR PADS. Recommended
drive strength is Medium for SDCLK and High for Address and controls.
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 9
DDR26
DDR24
Table 39. DDR Single-ended Slew Rate
DATA
DATA
DDR25
NOTE
DATA
DATA
DATA
DATA
DATA
DATA
53

Related parts for MCIMX353CJQ5C