AT90LS8535-4AI Atmel, AT90LS8535-4AI Datasheet - Page 57

IC MCU 8K 4MHZ A/D LV IT 44TQFP

AT90LS8535-4AI

Manufacturer Part Number
AT90LS8535-4AI
Description
IC MCU 8K 4MHZ A/D LV IT 44TQFP
Manufacturer
Atmel
Series
AVR® 90LSr
Datasheets

Specifications of AT90LS8535-4AI

Core Processor
AVR
Core Size
8-Bit
Speed
4MHz
Connectivity
SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT90LS8535-4AI
Manufacturer:
Micron
Quantity:
1
Part Number:
AT90LS8535-4AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT90LS8535-4AI
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
AT90LS8535-4AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT90LS8535-4AI
Quantity:
152
SPI Control Register – SPCR
1041H–11/01
Figure 40. SPI Transfer Format with CPHA = 1 and DORD = 0
• Bit 7 – SPIE: SPI Interrupt Enable
This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR register is set
and the global interrupts are enabled.
• Bit 6 – SPE: SPI Enable
When the SPE bit is set (one), the SPI is enabled. This bit must be set to enable any SPI
operations.
• Bit 5 – DORD: Data Order
When the DORD bit is set (one), the LSB of the data word is transmitted first.
When the DORD bit is cleared (zero), the MSB of the data word is transmitted first.
• Bit 4 – MSTR: Master/Slave Select
This bit selects Master SPI Mode when set (one) and Slave SPI Mode when cleared
(zero). If SS is configured as an input and is driven low while MSTR is set, MSTR will be
cleared and SPIF in SPSR will become set. The user will then have to set MSTR to re-
enable SPI Master Mode.
• Bit 3 – CPOL: Clock Polarity
When this bit is set (one), SCK is high when idle. When CPOL is cleared (zero), SCK is
low when idle. Refer to Figure 39. and Figure 40. for additional information.
• Bit 2 – CPHA: Clock Phase
Refer to Figure 40 or Figure 41 for the functionality of this bit.
Bit
$0D ($2D)
Read/Write
Initial Value
SPIE
R/W
7
0
SPE
R/W
6
0
DORD
R/W
5
0
MSTR
R/W
4
0
CPOL
R/W
3
0
CPHA
R/W
2
0
AT90S/LS8535
SPR1
R/W
1
0
SPR0
R/W
0
0
SPCR
57

Related parts for AT90LS8535-4AI