MC9S08GB60CFU Freescale Semiconductor, MC9S08GB60CFU Datasheet - Page 250

• Manufacturer Part Number: MC9S08GB60CFU
• Description: IC MCU 60K FLASH 20MHZ 64-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS08r

Specifications of MC9S08GB60CFU

• Core Processor: HCS08
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: I²C, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 60KB (60K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-LQFP
• For Use With: M68DEMO908GB60E - BOARD DEMO MC9S08GB60M68EVB908GB60E - BOARD EVAL FOR MC9S08GB60
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Development Support
15.5.1.1 BDC Status and Control Register (BDCSCR)
This register can be read or written by serial BDC commands (READ_STATUS and WRITE_CONTROL)
but is not accessible to user programs because it is not located in the normal memory map of the MCU.
ENBDM — Enable BDM (Permit Active Background Mode)
BDMACT — Background Mode Active Status
BKPTEN — BDC Breakpoint Enable
FTS — Force/Tag Select
250
Typically, this bit is written to 1 by the debug host shortly after the beginning of a debug session or
whenever the debug host resets the target and remains 1 until a normal reset clears it.
This is a read-only status bit.
If this bit is clear, the BDC breakpoint is disabled and the FTS (force tag select) control bit and
BDCBKPT match register are ignored.
When FTS = 1, a breakpoint is requested whenever the CPU address bus matches the BDCBKPT
match register. When FTS = 0, a match between the CPU address bus and the BDCBKPT register
causes the fetched opcode to be tagged. If this tagged opcode ever reaches the end of the instruction
queue, the CPU enters active background mode rather than executing the tagged opcode.
1 = BDM can be made active to allow active background mode commands.
0 = BDM cannot be made active (non-intrusive commands still allowed).
1 = BDM active and waiting for serial commands.
0 = BDM not active (user application program running).
1 = BDC breakpoint enabled.
0 = BDC breakpoint disabled.
1 = Breakpoint match forces active background mode at next instruction boundary (address need
0 = Tag opcode at breakpoint address and enter active background mode if CPU attempts to execute
Reset in Active BDM:
not be an opcode).
that instruction.
Normal Reset:
Read:
Write:
Figure 15-5. BDC Status and Control Register (BDCSCR)
ENBDM
Bit 7
0
1
= Unimplemented or Reserved
MC9S08GB/GT Data Sheet, Rev. 2.3
BDMACT
6
0
1
BKPTEN
5
0
0
FTS
4
0
0
CLKSW
3
0
1
WS
2
0
0
Freescale Semiconductor
WSF
1
0
0
Bit 0
DVF
0
0