XC3S200AN-4FT256I Xilinx Inc, XC3S200AN-4FT256I Datasheet - Page 51

no-image

XC3S200AN-4FT256I

Manufacturer Part Number
XC3S200AN-4FT256I
Description
IC FPGA SPARTAN 3AN 256FTBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3ANr
Datasheet

Specifications of XC3S200AN-4FT256I

Number Of Logic Elements/cells
4032
Number Of Labs/clbs
448
Total Ram Bits
294912
Number Of I /o
195
Number Of Gates
200000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-LBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S200AN-4FT256I
Manufacturer:
MOLEX
Quantity:
2 000
Part Number:
XC3S200AN-4FT256I
Manufacturer:
XILINX
Quantity:
5 142
Part Number:
XC3S200AN-4FT256I
Manufacturer:
XILINX
Quantity:
290
Part Number:
XC3S200AN-4FT256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S200AN-4FT256I
Manufacturer:
XILINX
0
Part Number:
XC3S200AN-4FT256I
Quantity:
37
Block RAM Timing
Table 38: Block RAM Timing
DS557 (v4.1) April 1, 2011
Product Specification
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
T
T
Hold Times
T
T
T
T
Clock Timing
T
T
Clock Frequency
F
RCKO
RCCK_ADDR
RDCK_DIB
RCCK_ENB
RCCK_WEB
RCKC_ADDR
RCKD_DIB
RCKC_ENB
RCKC_WEB
BPWH
BPWL
BRAM
Symbol
The numbers in this table are based on the operating conditions set forth in
When reading from block RAM, the delay from the active
transition at the CLK input to data appearing at the DOUT
output
Setup time for the ADDR inputs before the active transition at
the CLK input of the block RAM
Setup time for data at the DIN inputs before the active
transition at the CLK input of the block RAM
Setup time for the EN input before the active transition at the
CLK input of the block RAM
Setup time for the WE input before the active transition at the
CLK input of the block RAM
Hold time on the ADDR inputs after the active transition at the
CLK input
Hold time on the DIN inputs after the active transition at the
CLK input
Hold time on the EN input after the active transition at the CLK
input
Hold time on the WE input after the active transition at the CLK
input
High pulse width of the CLK signal
Low pulse width of the CLK signal
Block RAM clock frequency
Description
www.xilinx.com
Spartan-3AN FPGA Family: DC and Switching Characteristics
Table
0.32
0.28
0.69
1.12
1.56
1.56
Min
10.
0
0
0
0
0
-5
Max
2.06
320
Speed Grade
0.36
0.31
0.77
1.26
1.79
1.79
Min
0
0
0
0
0
-4
Max
2.49
280
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
51

Related parts for XC3S200AN-4FT256I