AGL1000V5-FGG484 Actel, AGL1000V5-FGG484 Datasheet - Page 108

no-image

AGL1000V5-FGG484

Manufacturer Part Number
AGL1000V5-FGG484
Description
FPGA - Field Programmable Gate Array 1M System Gates IGLOO
Manufacturer
Actel
Datasheet

Specifications of AGL1000V5-FGG484

Processor Series
AGL1000
Core
IP Core
Maximum Operating Frequency
892.86 MHz
Number Of Programmable I/os
300
Data Ram Size
147456
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AGL-Icicle-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
1 M
Package / Case
FPBGA-484
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AGL1000V5-FGG484
Manufacturer:
Actel
Quantity:
135
Part Number:
AGL1000V5-FGG484
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AGL1000V5-FGG484I
Manufacturer:
ACTEL
Quantity:
101
Part Number:
AGL1000V5-FGG484I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AGL1000V5-FGG484I
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
IGLOO DC and Switching Characteristics
Figure 2-21 • Input DDR Timing Model
Table 2-162 • Parameter Definitions
2- 94
Parameter Name
t
t
t
t
t
t
t
t
DDRICLKQ1
DDRICLKQ2
DDRISUD
DDRIHD
DDRICLR2Q1
DDRICLR2Q2
DDRIREMCLR
DDRIRECCLR
CLK
Data
CLR
DDR Module Specifications
Input DDR Module
INBUF
CLKBUF
INBUF
Clock-to-Out Out_QR
Clock-to-Out Out_QF
Data Setup Time of DDR input
Data Hold Time of DDR input
Clear-to-Out Out_QR
Clear-to-Out Out_QF
Clear Removal
Clear Recovery
A
B
C
Parameter Definition
Input DDR
R ev i sio n 1 8
DDR_IN
FF1
FF2
Measuring Nodes (from, to)
D
E
C, D
B, D
B, E
A, B
A, B
C, E
C, B
C, B
Out_QF
(to core)
Out_QR
(to core)

Related parts for AGL1000V5-FGG484