AGL1000V5-FGG484 Actel, AGL1000V5-FGG484 Datasheet - Page 139

• Manufacturer Part Number: AGL1000V5-FGG484
• Description: FPGA - Field Programmable Gate Array 1M System Gates IGLOO
• Manufacturer: Actel

Specifications of AGL1000V5-FGG484

• Processor Series: AGL1000
• Core: IP Core
• Maximum Operating Frequency: 892.86 MHz
• Number Of Programmable I/os: 300
• Data Ram Size: 147456
• Supply Voltage (max): 1.575 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Development Tools By Supplier: AGL-Icicle-Kit, AGL-Dev-Kit-SCS, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.425 V
• Number Of Gates: 1 M
• Package / Case: FPBGA-484
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 2-191 • RAM512X18
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
F
Note:
AS
AH
ENS
ENH
DS
DH
CKQ1
CKQ2
C2CRWH
C2CWRH
RSTBQ
REMRSTB
RECRSTB
MPWRSTB
CYC
MAX
For specific junction temperature and voltage supply levels, refer to
Address setup time
Address hold time
REN_B, WEN_B setup time
REN_B, WEN_B hold time
Input data (DI) setup time
Input data (DI) hold time
Clock High to new data valid on DO (output retained, WMODE = 0)
Clock High to new data valid on DO (pipelined)
Address collision clk-to-clk delay for reliable read access after write on same address -
Applicable to Opening Edge
Address collision clk-to-clk delay for reliable write access after read on same address -
Applicable to Opening Edge
RESET_B Low to data out Low on DO (flow-through)
RESET_B Low to data out Low on DO (pipelined)
RESET_B removal
RESET_B recovery
RESET_B minimum pulse width
Clock cycle time
Maximum frequency
Commercial-Case Conditions: T
J
= 70°C, Worst-Case VCC = 1.425 V
Description
R ev i si o n 1 8
Table 2-6 on page 2-7
IGLOO Low Power Flash FPGAs
for derating values.
0.83
0.16
0.73
0.08
0.71
0.36
4.21
1.71
0.35
0.42
2.06
2.06
0.61
3.21
0.68
6.24
Std. Units
160
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2- 125