AD9235-20PCB Analog Devices Inc, AD9235-20PCB Datasheet

no-image

AD9235-20PCB

Manufacturer Part Number
AD9235-20PCB
Description
BOARD EVAL FOR AD9235-20
Manufacturer
Analog Devices Inc
Datasheets

Specifications of AD9235-20PCB

Rohs Status
RoHS non-compliant
Number Of Adc's
1
Number Of Bits
12
Sampling Rate (per Second)
20M
Data Interface
Parallel
Inputs Per Adc
1 Differential
Input Range
2 Vpp
Power (typ) @ Conditions
95mW @ 20MSPS
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9235-20
Lead Free Status / Rohs Status
Not Compliant
a
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
PRODUCT DESCRIPTION
The AD9235 is a family of monolithic, single 3 V supply, 12-bit,
20/40/65 MSPS analog-to-digital converters. This family
features a high performance sample-and-hold amplifier (SHA)
and voltage reference. The AD9235 uses a multistage differential
pipelined architecture with output error correction logic to provide
12-bit accuracy at 20/40/65 MSPS data rates and guarantee
no missing codes over the full operating temperature range.
The wide bandwidth, truly differential SHA allows a variety of
user-selectable input ranges and offsets including single-ended
applications. It is suitable for multiplexed systems that switch
full-scale voltage levels in successive channels and for sampling
single-channel inputs at frequencies well beyond the Nyquist rate.
Combined with power and cost savings over previously available
analog-to-digital converters, the AD9235 is suitable for applica-
tions in communications, imaging, and medical ultrasound.
A single-ended clock input is used to control all internal conversion
cycles. A duty cycle stabilizer (DCS) compensates for wide
variations in the clock duty cycle while maintaining excellent
overall ADC performance. The digital output data is presented
in straight binary or twos complement formats. An out-of-range
(OTR) signal indicates an overflow condition that can be used
with the most significant bit to determine low or high overflow.
Fabricated on an advanced CMOS process, the AD9235 is available
in a 28-lead thin shrink small outline package (TSSOP) and a
32-lead chip scale package (LFCSP) and is specified over the
industrial temperature range (–40°C to +85°C).
FEATURES
Single 3 V Supply Operation (2.7 V to 3.6 V)
SNR = 70 dBc to Nyquist at 65 MSPS
SFDR = 85 dBc to Nyquist at 65 MSPS
Low Power: 300 mW at 65 MSPS
Differential Input with 500 MHz Bandwidth
On-Chip Reference and SHA
DNL =
Flexible Analog Input: 1 V p-p to 2 V p-p Range
Offset Binary or Twos Complement Data Format
Clock Duty Cycle Stabilizer
APPLICATIONS
Ultrasound Equipment
IF Sampling in Communications Receivers:
Battery-Powered Instruments
Hand-Held Scopemeters
Low Cost Digital Oscilloscopes
IS-95, CDMA-One, IMT-2000
0.4 LSB
PRODUCT HIGHLIGHTS
1. The AD9235 operates from a single 3 V power supply and
2. Operating at 65 MSPS, the AD9235 consumes a low 300 mW.
3. The patented SHA input maintains excellent performance
4. The AD9235 pinout is similar to the AD9214-65, a 10-bit,
5. The clock DCS maintains overall ADC performance over a
6. The OTR output bit indicates when the signal is beyond the
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
SENSE
REFB
REFT
VREF
features a separate digital output driver supply to accommodate
2.5 V and 3.3 V logic families.
for input frequencies up to 100 MHz and can be configured
for single-ended or differential operation.
65 MSPS ADC. This allows a simplified upgrade path from
10 bits to 12 bits for 65 MSPS systems.
wide range of clock pulsewidths.
selected input range.
VIN+
VIN–
SHA
SELECT
REF
FUNCTIONAL BLOCK DIAGRAM
AVDD
12-Bit, 20/40/65 MSPS
AGND
A/D
© 2003 Analog Devices, Inc. All rights reserved.
MDAC1
0.5V
AD9235
4
DUTY CYCLE
STABLIZER
3 V A/D Converter
CLOCK
CLK
CORRECTION LOGIC
OUTPUT BUFFERS
1 1/2-BIT PIPELINE
8-STAGE
PDWN
16
12
DRVDD
AD9235
SELECT
MODE
MODE
www.analog.com
A/D
DGND
3
OTR
D11
D0

Related parts for AD9235-20PCB

AD9235-20PCB Summary of contents

Page 1

... The AD9235 operates from a single 3 V power supply and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families. 2. Operating at 65 MSPS, the AD9235 consumes a low 300 mW. 3. The patented SHA input maintains excellent performance for input frequencies up to 100 MHz and can be configured for single-ended or differential operation ...

Page 2

... ± 0.01 ± 0. 165 VI 95 110 180 V 1.0 1.0 –2– AD9235BRU/BCP-65 Max Min Typ Max Unit 12 Bits 12 Bits ± 0.50 ± 1.20 % FSR ± 0.50 ± 2.60 % FSR ± 0.40 ± 0.80 LSB ± 0.35 LSB ± 0.70 ± 1.30 LSB ± ...

Page 3

... TIME Full NOTES 1 For the AD9235-65 model only, with duty cycle stabilizer enabled. DCS function not applicable for -20 and -40 models. 2 Output delay is measured from CLK 50% transition to DATA 50% transition, with 5 pF load on each output. 3 Wake-up time is dependent on value of decoupling capacitors; typical values shown with 0.1 µF and 10 µF capacitors on REFT and REFB. ...

Page 4

... –84.0 –82.5 IV –90.0 –80.0 IV –90 92.0 IV 80.0 88.5 I 91 84.0 –4– AD9235BRU/BCP-65 Typ Max Min Typ Max Unit 70.6 70.5 dBc dBc dBc 70.3 dBc 70.4 dBc 68.7 69.7 dBc 70.1 dBc 68.5 68.3 dBc 70.5 70.4 dBc ...

Page 5

... AD9235BCP-20* –40°C to +85°C AD9235BCP-40* –40°C to +85°C AD9235BCP-65* –40°C to +85°C AD9235-20PCB AD9235-40PCB AD9235-65PCB AD9235BCP-20EB AD9235BCP-40EB AD9235BCP-65EB *It is recommended that the exposed paddle be soldered to the ground plane. There is an increased reliability of the solder joints and maximum thermal capability of the package is achieved with exposed paddle soldered to the customer board ...

Related keywords